- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄45215 > MC68EN302CPV20BT (MOTOROLA INC) 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP144 PDF資料下載
參數(shù)資料
| 型號(hào)： | MC68EN302CPV20BT |
| 廠商： | MOTOROLA INC |
| 元件分類(lèi)： | 微控制器/微處理器 |
| 英文描述： | 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP144 |
| 封裝： | 20 X 20 MM, 1.40 MM HEIGHT, 0.50 MM PITCH, PLASITC, LQFP-144 |
| 文件頁(yè)數(shù)： | 43/128頁(yè) |
| 文件大?。?/td> | 641K |
| 代理商： | MC68EN302CPV20BT |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)當(dāng)前第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)
MC68EN302 Module Bus Controller
2-4
MC68EN302 REFERENCE MANUAL
MOTOROLA
302 GIMR. For proper operation of the MC68EN302, the MOD bit must be zero in the
internal 302 core.
0 = Configures the pins as IPL2-IPL0.
1 = Configures the pins as IRQ7, IRQ6, and IRQ1.
Bits 14–12—Reserved. Should be written as zero. These bits are always read as zero.
MIL—Module Interrupt Level. This bit determines the interrupt level at which Module Bus
Controller interrupts are generated. Because the interrupt level of the internal 302 core is set
at 4, and this bit predetermines the Module Bus Controller interrupt at either level 3 or 5,
external interrupts should not be generated at level 4 or the level preset by MIL.
0 = Interrupts are generated at level 5
1 = Interrupts are generated at level 3.
IET7—Interrupt Edge Trigger Level 7. This bit has no effect unless IMOD=1 and replaces
the operation of the ET7 bit in the Global Interrupt Mode Register (GIMR) of the internal 302
core. The ET7 bit in the GIMR register must equal zero for correct interrupt operation
0 = An interrupt is made pending when IRQ7 is low.
1 = An interrupt is made pending when IRQ7 changes from a one to a zero (falling
edge) of the MC68EN302.
IET6—Interrupt Edge Trigger Level 6. This bit is has no affect unless IMOD is one. This bit
replaces the functionality of the ET6 bit in the Global Interrupt Mode Register (GIMR) of the
internal 302 core. The ET6 bit in the GIMR register must be set to zero.
0 = An interrupt is made pending when IRQ6 is low.
1 = An interrupt is made pending when IRQ6 changes from a one to a zero (falling
edge).
IET1—Interrupt Edge Trigger Level 1. This bit is has no effect unless IMOD is one. This bit
replaces the functionality of the ET1 bit in the Global Interrupt Mode Register (GIMR) of the
internal 302 core. The ET1 bit in the GIMR register must be set to zero.
0 = An interrupt is made pending when IRQ1 is low.
1 = An interrupt is made pending when IRQ1 changes from a one to a zero (falling
edge).
Bits 7–0—Reserved. Should be written as zero. These bits are always read as zero.
2.6 CHIP SELECT EXTENSION REGISTERS (CSER3–CSER0)
These registers provide additional functionality above the 68302 chip selects including 8-bit
bus operation and parity generation and checking. Before setting the FCE, DT2–DT0 or EN8
bits, be sure that an external DTACK is supported by programming the 302 DTACK field in
the corresponding OR register to 111. These registers are initialized to 0x000C or 0x000D
upon hard reset (refer to the EN8 bit for more detail).
If at RESET, the 8-bit mode is selected through use of the PARITY1/BUSW pin, the DTACK
field in OR0 of the 302 core is forced to 111. This results in the DT2–DT0 field of CSER0
controlling DTACK.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC68LC302PU16VCT | 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP100 |
| M68LC302CPU16VCT | 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP100 |
| MC68LC302PU20VCT | 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP100 |
| MC68302CPV16VC | 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP144 |
| MC68LC302PU20VCT | 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP100 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC68EN302PV20 | 制造商:MOTOROLA 制造商全稱(chēng):Motorola, Inc 功能描述:Integrated Multiprotocol Processor with Ethernet |
| MC68EN302PV20BT | 功能描述:IC MPU MULTI-PROTOCOL 144-LQFP RoHS:否 類(lèi)別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:M683xx 標(biāo)準(zhǔn)包裝:2 系列:MPC8xx 處理器類(lèi)型:32-位 MPC8xx PowerQUICC 特點(diǎn):- 速度:133MHz 電壓:3.3V 安裝類(lèi)型:表面貼裝 封裝/外殼:357-BBGA 供應(yīng)商設(shè)備封裝:357-PBGA（25x25） 包裝:托盤(pán) |
| MC68EN302PV25 | 制造商:MOTOROLA 制造商全稱(chēng):Motorola, Inc 功能描述:Integrated Multiprotocol Processor with Ethernet |
| MC68EN302PV25BT | 功能描述:IC MPU MULTI-PROTOCOL 144-LQFP RoHS:否 類(lèi)別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:M683xx 標(biāo)準(zhǔn)包裝:2 系列:MPC8xx 處理器類(lèi)型:32-位 MPC8xx PowerQUICC 特點(diǎn):- 速度:133MHz 電壓:3.3V 安裝類(lèi)型:表面貼裝 封裝/外殼:357-BBGA 供應(yīng)商設(shè)備封裝:357-PBGA（25x25） 包裝:托盤(pán) |
| MC68EN360AI25L | 功能描述:微處理器 - MPU QUICC ETHRN RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲(chǔ)器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類(lèi)型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。