參數(shù)資料
型號: MC68EN302AG20BT
廠商: Freescale Semiconductor
文件頁數(shù): 2/8頁
文件大?。?/td> 0K
描述: IC MPU MULTI-PROTOCOL 144-LQFP
產品變化通告: NPD Devices Discontinuation 24/Aug/2012
標準包裝: 60
系列: M683xx
處理器類型: M683xx 32-位
速度: 20MHz
電壓: 5V
安裝類型: 表面貼裝
封裝/外殼: 144-LQFP
供應商設備封裝: 144-LQFP(20x20)
包裝: 托盤
產品目錄頁面: 733 (CN2011-ZH PDF)
MC68EN302 PRODUCT INFORMATION
FEATURE LIST
The following features are incorporated into the MC68EN302 device:
Full Complement of Existing Three SCC’s Plus Ethernet Channel
Ethernet Channel Fully Compliant with IEEE 802.3 Specification.
Supports Data Rates up to 10 Mbps.
Supports the “68302” Style Programming Model.
On-Chip Descriptors Lower Processor Bus Bandwidth Requirements.
Separate 128 Byte FIFOs for Transmit and Receive.
Automatic Internal Retransmission (which Frees the Processor Bus).
Automatic Internal Flushing of Receive FIFO During Collisions (which Frees the Processor Bus).
Dynamic Bus Sizing Support for 8-Bit Devices
Glueless Dynamic RAM Controller without External Bus Master
Address Muxing Support for External Bus Masters Using DRAM Controller
Fully IEEE 1149.1 JTAG Compliant
144 TQFP Package for Up to 25 MHz
ETHERNET CONTROLLER
The Ethernet controller consists of a Ethernet protocol core, transmit and receive FIFOs, and a 16-bit wide
data/control interface to a 68000 bus (refer to Figure 2). The Ethernet protocol core (EPC) provides
compatibility with the IEEE 802.3 Ethernet standard. The transmit and receive FIFOs allow automatic handling
of collisions and collision fragments by the EPC, and they also provide for bus latency that can be encountered
by the DMA channels. Separate DMA channels are used for transmit and receive data paths. A dual-port RAM
is used for the on-chip buffer descriptors. A buffer descriptor control (BDC) block updates the buffer
descriptors. Control status registers are used for direct control of all of the blocks in the Ethernet controller.
ETHERNET FEATURES
Does Not Affect Performance of Existing SCCs
802.3 MAC Layer Support
Compatible with 68160 EEST (Twisted Pair/AUI)
Two Dedicated Ethernet DMA channels, Transmit and Receive
Full-Duplex (Switched) Ethernet Support
Up to 10 Mb/s Operation (20 Mb/s Full-Duplex)
128-Byte FIFO on both Transmit and Receive
No CPU or Bus Overhead Required on Rx or Tx Frame Collisions
64 entry CAM with Hash Option
128 internal Buffer Descriptors
Performs Framing Functions
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相關PDF資料
PDF描述
MPC8271ZQMIBA IC MPU POWERQUICC II 516-PBGA
MC68302AG33C IC MPU NETWORK 33MHZ 144-LQFP
IDT71V67703S80BGG8 IC SRAM 9MBIT 80NS 119BGA
AMC43DRYS-S734 CONN EDGECARD 86POS DIP .100 SLD
RSC50DTEI CONN EDGECARD 100POS .100 EYELET
相關代理商/技術參數(shù)
參數(shù)描述
MC68EN302AG25BT 功能描述:微處理器 - MPU 68K INTGR COM PROC ETHRN RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324
MC68EN302CAG20BT 功能描述:微處理器 - MPU 68K INTGR COM PROC ETHRN RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324
MC68EN302CPV20BT 制造商:Rochester Electronics LLC 功能描述: 制造商:Freescale Semiconductor 功能描述:
MC68EN302PV20 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Integrated Multiprotocol Processor with Ethernet
MC68EN302PV20BT 功能描述:IC MPU MULTI-PROTOCOL 144-LQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:M683xx 標準包裝:2 系列:MPC8xx 處理器類型:32-位 MPC8xx PowerQUICC 特點:- 速度:133MHz 電壓:3.3V 安裝類型:表面貼裝 封裝/外殼:357-BBGA 供應商設備封裝:357-PBGA(25x25) 包裝:托盤