- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45209 > MC68EC030FE40C (FREESCALE SEMICONDUCTOR INC) 32-BIT, 40 MHz, MICROPROCESSOR, CQFP132 PDF資料下載
參數(shù)資料
| 型號： | MC68EC030FE40C |
| 廠商： | FREESCALE SEMICONDUCTOR INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 32-BIT, 40 MHz, MICROPROCESSOR, CQFP132 |
| 封裝： | LEAD FREE, CERAMIC, QFP-132 |
| 文件頁數(shù)： | 42/44頁 |
| 文件大小： | 499K |
| 代理商： | MC68EC030FE40C |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁當(dāng)前第42頁第43頁第44頁
MOTOROLA
MC68EC030 TECHNICAL DATA
7
All microprocessors of the M68000 Family support instruction tracing (via the T0 status bit in the
MC68EC030) where each instruction executed is followed by a trap to a user-defined trace routine. The
MC68EC030, like the MC68030 and MC68040, also has the capability to trace only on change-of-flow
instructions (branch, jump, subroutine call and return, etc.) using the T1 status bit. These features are
important for software program development and debug.
The vector base register (VBR) is used to determine the run-time location of the exception vector table in
memory; thus, each separate vector table for each process or task can properly manage exceptions
independent of each other.
The M68000 Family processors distinguish address spaces as supervisor/user, program/data, and CPU
space. These five combinations are specified by the function code pins (FC0/FC1/FC2) during bus
cycles, indicating the particular address space. Using the function codes, the memory subsystem
(hardware) can distinguish between supervisor accesses and user accesses as well as program accesses,
data accesses, and CPU space accesses. To support the full privileges of the supervisor, the alternate
function code registers allow the supervisor to specify the function code for an access by appropriately
preloading the SFC/DFC registers.
The cache registers allow supervisor software manipulation of the on-chip instruction and data caches.
Control and status accesses to the caches are provided by the cache control register (CACR); the cache
address register (CAAR) specifies the address for those cache control functions that require an address.
The access control registers are accessible by the supervisor only. The access control registers are used
to define two memory spaces with caching restrictions. The ACU status register (ACUSR) is used to show
the result of PTEST operations on the ACU.
DATA TYPES AND ADDRESSING MODES
Seven basic data types are supported by the MC68EC030:
Bits
Bit Fields (String of consecutive bits, 1–32 bits long)
BCD Digits (Packed: 2 digits/byte, Unpacked: 1 digit/byte)
Byte Integers (8 bits)
Word Integers (16 bits)
Long-Word Integers (32 bits)
Quad-Word Integers (64 bits)
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC68030RC33C | 32-BIT, 33 MHz, MICROPROCESSOR, CPGA128 |
| MC68030CRC25C | 32-BIT, 25 MHz, MICROPROCESSOR, CPGA128 |
| MC68030FE50 | 32-BIT, 50 MHz, MICROPROCESSOR, CQFP132 |
| MC68030FE25C | 32-BIT, 25 MHz, MICROPROCESSOR, CQFP132 |
| MC68030RP25B | 32-BIT, 25 MHz, MICROPROCESSOR, CPGA128 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC68EC030FE40C | 制造商:Freescale Semiconductor 功能描述:Microprocessor |
| MC68EC030RP25B | 制造商:Motorola Inc 功能描述:68EC030RP25B |
| MC68EC040 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:M68000-compatible, high-performance, 32-bit microprocessors |
| MC68EC040BRC33A | 制造商:Motorola Inc 功能描述: |
| MC68EC040E25A | 制造商:Freescale Semiconductor 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。
