- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄4012 > MC68EC030FE25C (Freescale Semiconductor)IC MPU 32 BIT ENHANCED 132-CQFP PDF資料下載
參數(shù)資料
| 型號： | MC68EC030FE25C |
| 廠商： | Freescale Semiconductor |
| 文件頁數(shù)： | 10/36頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC MPU 32 BIT ENHANCED 132-CQFP |
| 標(biāo)準(zhǔn)包裝： | 36 |
| 系列： | M680x0 |
| 處理器類型： | M680x0 32-位 |
| 速度： | 25MHz |
| 電壓： | 5V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 132-BCQFP |
| 供應(yīng)商設(shè)備封裝： | 132-CQFP（24x24） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁當(dāng)前第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
1 8
MC68EC030 TECHNICAL DATA
MOTOROLA
Table 3. Signal Index
Signal Name
Mnemonic
Function
Function Codes
FC0–FC2
3-bit function code used to identify the address space of each bus
cycle.
Address Bus
A0–A31
32-bit address bus.
Data Bus
D0–D31
32-bit data bus used to transfer 8, 16, 24, or 32 bits of data per bus
cycle.
Size
SIZ0–SIZ1
Indicates the number of bytes remaining to be transferred for this
cycle. These signals, together with A0 and A1, define the active
sections of the data bus.
Operand Cycle Start
OCS
Identical operation to that of
ECS except that OCS is asserted only
during the first bus cycle of an operand transfer
External Cycle Start
ECS
Provides an indication that a bus cycle is beginning.
Read/Write
R/
W
Defines the bus transfer as a controller read or write.
Read-Modify-Write Cycle
RMC
Provides an indicator that the current bus cycle is part of an indivisible
read-modify-write operation.
Address Strobe
AS
Indicates that a valid address is on the bus.
Data Strobe
DS
Indicates that valid data is to be placed on the data bus by an external
device or has been replaced by the MC68EC030.
Data Buffer Enable
DBEN
Provides an enable signal for external data buffers.
Data Transfer and Size
Acknowledge
DSACK0,
DSACK1
Bus response signals that indicate the requested data transfer
operation has completed. In addition, these two lines indicate the size
of the external bus port on a cycle-by-cycle basis and are used for
asynchronous transfers.
Synchronous
Termination
STERM
Bus response signal that indicates a port size of 32 bits and that data
may be latched on the next falling clock edge.
Cache Inhibit In
CIIN
Prevents data from being loaded into the MC68EC030 instruction and
data caches.
Cache Inhibit Out
CIOUT
Reflects the CI bit in ACx registers; indicates that external caches
should ignore these accesses.
Cache Burst Request
CBREQ
Indicates a burst request for the instruction or data cache.
Cache Burst
Acknowledge
CBACK
Indicates that the accessed device can operate in burst mode.
Interrupt Priority Level
IPL0–IPL2
Provides an encoded interrupt level to the controller.
Interrupt Pending
IPEND
Indicates that an interrupt is pending.
Autovector
AVEC
Requests an autovector during an interrupt acknowledge cycle.
Bus Request
BR
Indicates that an external device requires bus mastership.
Bus Grant
BG
Indicates that an external device may assume bus mastership.
Bus Grant Acknowledge
BGACK
Indicates that an external device has assumed bus mastership.
Reset
RESET
System reset.
Halt
HALT
Indicates that the controller should suspended bus activity.
Bus Error
BERR
Indicates that an erroneous bus operation is being attempted.
Cache Disable
CDIS
Dynamically disables the on-chip cache to assist emulator support.
Pipe Refill
REFILL
Indicates when the MC68EC030 is beginning to fill pipeline.
Microsequencer Status
STATUS
Indicates the state of the microsequencer.
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IDT70V9279L9PRF8 | IC SRAM 512KBIT 9NS 128TQFP |
| IDT70V9269S9PRF | IC SRAM 256KBIT 9NS 128TQFP |
| IDT70V9089S12PF | IC SRAM 512KBIT 12NS 100TQFP |
| IDT709089S12PF | IC SRAM 512KBIT 12NS 100TQFP |
| 006207341914000+ | CONN FPC R ANGLE 1.25 MM 14POS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC68EC030FE25CB1 | 功能描述:IC MPU 32BIT ENH 25MHZ 132-CQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:M680x0 標(biāo)準(zhǔn)包裝:1 系列:MPC85xx 處理器類型:32-位 MPC85xx PowerQUICC III 特點:- 速度:1.2GHz 電壓:1.1V 安裝類型:表面貼裝 封裝/外殼:783-BBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:783-FCPBGA（29x29） 包裝:托盤 |
| MC68EC030FE40B | 制造商:Motorola Inc 功能描述: |
| MC68EC030FE40C | 功能描述:微處理器 - MPU 32B ON-CHIP CACHE RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| MC68EC030FE40C | 制造商:Freescale Semiconductor 功能描述:Microprocessor |
| MC68EC030RP25B | 制造商:Motorola Inc 功能描述:68EC030RP25B |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。