- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371046 > MC68B912B32 (Motorola, Inc.) 2.5V 100ppm/Degrees C, 50uA in SOT23-3 Series (Bandgap) Voltage Reference 3-SOT-23 -40 to 125 PDF資料下載
參數(shù)資料
| 型號(hào)： | MC68B912B32 |
| 廠商： | Motorola, Inc. |
| 英文描述： | 2.5V 100ppm/Degrees C, 50uA in SOT23-3 Series (Bandgap) Voltage Reference 3-SOT-23 -40 to 125 |
| 中文描述： | 16位微控制器 |
| 文件頁(yè)數(shù)： | 98/128頁(yè) |
| 文件大?。?/td> | 748K |
| 代理商： | MC68B912B32 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)當(dāng)前第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)
MOTOROLA
98
MC68HC912B32
MC68HC912B32TS/D
14 Byte Data Link Communications Module (BDLC)
The byte data link communications module (BDLC) provides access to an external serial communica-
tion multiplex bus, operating according to the SAE J1850 protocol.
14.1 Features
Features of the BDLC module include the following:
SAE J1850 compatible
10.4 Kbps VPW bit format
Digital noise filter
Collision detection
Hardware CRC generation and checking
Two power saving modes with automatic wake up on network activity
Polling and CPU interrupts with vector lookup available
Receive and transmit block mode supported
Supports 4X receive mode (41.6 Kbps)
Digital loopback mode
In-frame response (IFR) types 0, 1, 2, and 3 supported
Dedicated register for symbol timing adjustments
Digital module only, requires external analog transceiver
NOTE
It is recommended that the reader be familiar with the SAE Standard J1850 Class
B Data Communication Network Interfacespecification prior to proceeding with this
section.
14.2 BDLC Operating Modes
The BDLC has five main modes of operation which interact with the power supplies, pins and the MCU.
Power Off
is entered from the reset mode whenever the BDLC supply voltage V
DD
drops below the min-
imum value for guaranteed operation. In this mode, the pin input and output specifications are not guar-
anteed.
Reset
is entered from the power off mode whenever the BDLC supply voltage V
DD
rises above its min-
imum specified value and an MCU reset source is asserted. To prevent the BDLC from entering an un-
known state, the internal MCU reset is asserted while powering up the BDLC. In reset mode, the internal
BDLC voltage references are operative, V
DD
is supplied to the internal circuits, which are held in their
reset state and the internal BDLC system clock is running. Registers will assume their reset condition.
Outputs are held in their programmed reset state. Inputs and network activity are ignored.
Run
is entered from the reset mode after all MCU reset sources are no longer asserted. It is entered
from the BDLC wait mode whenever activity is sensed on the J1850 bus. Run mode is entered from the
BDLC stop mode whenever network activity is sensed though messages will not be received properly
until the clocks have stabilized and the CPU is also in the run mode. In run mode, normal network op-
eration takes place. Ensure that all BDLC transmissions cease before exiting this mode.
BDLC Wait
power-conserving mode is automatically entered from the run mode whenever the CPU ex-
ecutes a WAIT instruction and if the WCM bit in the BCR register has been cleared. In this mode, the
BDLC internal clocks continue to run. The first passive-to-active transition of the bus wakes up the
BDLC and the CPU. If a valid byte is successfully received a CPU interrupt request will be generated.
BDLC Stop
power-conserving mode is automatically entered from the run mode whenever the CPU
executes a STOP instruction, or if the CPU executes a WAIT instruction and the WCM bit in the BCR
register has been set. In this mode, the BDLC internal clocks are stopped until network activity is sensed
and a CPU interrupt request is generated.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC68C912B32FU8 | 16-Bit Microcontroller |
| MC68B912B32FU8 | 16-Bit Microcontroller |
| MC68C912B32CFU8 | 16-Bit Microcontroller |
| MC68CK338 | Highly Integrated, Low-Power, 32-Bit Microcontroller |
| MC68EC060 | 32-Bit Microprocessors.(32位微處理器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC68B912B32FU8 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:16-Bit Microcontroller |
| MC68BOOL | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:8-BIT MICROPROCESSING UNIT (MPU) |
| MC68BOOP | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:8-BIT MICROPROCESSING UNIT (MPU) |
| MC68BOOS | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:8-BIT MICROPROCESSING UNIT (MPU) |
| MC68C812A4 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Technical Supplement MC68C812A4 3.3V Electrical Characteristics |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。