- 鎮ㄧ従(xi脿n)鍦ㄧ殑浣嶇疆锛�璨�(m菐i)璩�(m脿i)IC缍�(w菐ng) > PDF鐩寗4038 > MC68360RC33L (Freescale Semiconductor)IC MPU QUICC 33MHZ 241-PGA PDF璩囨枡涓嬭級
鍙冩暩(sh霉)璩囨枡
| 鍨嬭櫉(h脿o)锛� | MC68360RC33L |
| 寤犲晢锛� | Freescale Semiconductor |
| 鏂囦欢闋�(y猫)鏁�(sh霉)锛� | 8/14闋�(y猫) |
| 鏂囦欢澶�?銆�?/td> | 0K |
| 鎻忚堪锛� | IC MPU QUICC 33MHZ 241-PGA |
| 妯�(bi膩o)婧�(zh菙n)鍖呰锛� | 10 |
| 绯诲垪锛� | M683xx |
| 铏曠悊鍣ㄩ(l猫i)鍨嬶細 | M683xx 32-浣� |
| 閫熷害锛� | 33MHz |
| 闆诲锛� | 5V |
| 瀹夎椤�(l猫i)鍨嬶細 | 閫氬瓟 |
| 灏佽/澶栨锛� | 241-BEPGA |
| 渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁濓細 | 241-PGA锛�47.24x47.24锛� |
| 鍖呰锛� | 鎵樼洡(p谩n) |
绗�1闋�(y猫)绗�2闋�(y猫)绗�3闋�(y猫)绗�4闋�(y猫)绗�5闋�(y猫)绗�6闋�(y猫)绗�7闋�(y猫)鐣�(d膩ng)鍓嶇8闋�(y猫)绗�9闋�(y猫)绗�10闋�(y猫)绗�11闋�(y猫)绗�12闋�(y猫)绗�13闋�(y猫)绗�14闋�(y猫)
Four SCCs
鈥� Ethernet/IEEE 802.3 Optional on SCC1 (Full 10-Mbps Support) (Available only on the
MC68EN360)
鈥� HDLC/SDLC
(All Four Channels Supported at 2 Mbps)
鈥� HDLC Bus (Implements an HDLC-Based Local Area Network (LAN))
鈥� AppleTalk
鈥� Signaling System #7
鈥� Universal Asynchronous Receiver Transmitter (UART)
鈥� Synchronous UART
鈥� Binary Synchronous Communication (BISYNC)
鈥� Totally Transparent (Bit Streams)
鈥� Totally Transparent (Frame Based with Optional Cyclic Redundancy Check (CRC))
鈥� Profibus (RAM Microcode Option)
鈥� Asynchronous HDLC (RAM Microcode Option) to Support PPP (Point to Point Protocol)
鈥� DDCMP
(RAM Microcode Option)
鈥� V.14 (RAM Microcode Option)
鈥� X.21 (RAM Microcode Option)
Two SMCs
鈥� UART
鈥� Transparent
鈥� General Circuit Interface (GCI) Controller
鈥� Can Be Connected to the Time-Division Multiplexed (TDM) Channels
One SPI
鈥� Superset of the MC68302 SCP
鈥� Supports Master and Slave Modes
鈥� Supports Multimaster Operation on the Same Bus
Time-Slot Assigner
Supports Two TDM Channels
鈥� Each TDM Channel Can Be T1, CEPT, PCM Highway, ISDN Basic Rate,
ISDN Primary Rate, User Defined
鈥� 1- or 8-Bit Resolution
鈥� Allows Independent Transmit and Receive Routing, Frame Syncs, Clocking
鈥� Allows Dynamic Changes
鈥� Can Be internally Connected to Six Serial Channels (Four SCCs and
Two SMCs)
Parallel Interface Port
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
鐩搁棞(gu膩n)PDF璩囨枡 |
PDF鎻忚堪 |
|---|---|
| 65801-106LF | CLINCHER RECEPTACLE ASSY TIN |
| XC4028XL-09HQ240C | IC FPGA C-TEMP 3.3V 240-HQFP |
| XC4025E-4PG223C | IC FPGA C-TEMP 5V 4 SPD 223-CPGA |
| IDT7025L20J8 | IC SRAM 128KBIT 20NS 84PLCC |
| IDT70P258L55BYI8 | IC SRAM 128KBIT 55NS 100BGA |
鐩搁棞(gu膩n)浠ｇ悊鍟�/鎶€琛�(sh霉)鍙冩暩(sh霉) |
鍙冩暩(sh霉)鎻忚堪 |
|---|---|
| MC68360TUT | 鍒堕€犲晢:FREESCALE 鍒堕€犲晢鍏ㄧū(ch膿ng):Freescale Semiconductor, Inc 鍔熻兘鎻忚堪:TUTORIAL A QUICC-START |
| MC68360UM | 鍒堕€犲晢:FREESCALE 鍒堕€犲晢鍏ㄧū(ch膿ng):Freescale Semiconductor, Inc 鍔熻兘鎻忚堪:MC68360 QUad Integrated Communication Controller (QUICCa?锟�) |
| MC68360UM/AD | 鍒堕€犲晢:FREESCALE 鍒堕€犲晢鍏ㄧū(ch膿ng):Freescale Semiconductor, Inc 鍔熻兘鎻忚堪:MC68360 QUad Integrated Communication Controller |
| MC68360UMAD | 鍒堕€犲晢:MOTOROLA 鍒堕€犲晢鍏ㄧū(ch膿ng):Motorola, Inc 鍔熻兘鎻忚堪:Errata and Added Information to MC68360 Quad Integrated Communication Controller User Manual Rev 1 |
| MC68360VR25L | 鍔熻兘鎻忚堪:寰檿鐞嗗櫒 - MPU QUICC SIM 4SCC RoHS:鍚� 鍒堕€犲晢:Atmel 铏曠悊鍣ㄧ郴鍒�:SAMA5D31 鏍稿績:ARM Cortex A5 鏁�(sh霉)鎿�(j霉)绺界窔瀵害:32 bit 鏈€澶ф檪(sh铆)閻橀牷鐜�:536 MHz 绋嬪簭瀛樺劜(ch菙)鍣ㄥぇ灏�:32 KB 鏁�(sh霉)鎿�(j霉) RAM 澶у皬:128 KB 鎺ュ彛椤�(l猫i)鍨�:CAN, Ethernet, LIN, SPI,TWI, UART, USB 宸ヤ綔闆绘簮闆诲:1.8 V to 3.3 V 鏈€澶у伐浣滄韩搴�:+ 85 C 瀹夎棰�(f膿ng)鏍�:SMD/SMT 灏佽 / 绠遍珨:FBGA-324 |
鐧�(f膩)甯冪穵鎬ラ噰璩�(g貌u)锛�3鍒嗛悩宸﹀彸鎮ㄥ皣寰楀埌鍥炲京(f霉)銆�
