- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371044 > MC68360FE25 (MOTOROLA INC) QUad Integrated Communications Controller Users Manual PDF資料下載
參數(shù)資料
| 型號： | MC68360FE25 |
| 廠商： | MOTOROLA INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | QUad Integrated Communications Controller Users Manual |
| 中文描述： | 32-BIT, 25 MHz, RISC MICROCONTROLLER, CQFP240 |
| 封裝： | CERAMIC, QFP-240 |
| 文件頁數(shù)： | 26/28頁 |
| 文件大?。?/td> | 159K |
| 代理商： | MC68360FE25 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁當前第26頁第27頁第28頁
26
MC68360 USER’S MANUAL ERRATA
MOTOROLA
2. IMPORTANT DEBUGGING TIP
PLL loss-of-lock resets are no longer supported, and MUST be disabled.
Background:
The original release of the 68360 supported a feature whereby if loss of PLL lock was
detected, a hardware reset could be generated. This feature was enabled by setting a bit in
the CLKOCR (bit5; RSTEN). However, the circuits which detect loss-of-lock are hyper
sensitive, and sometimes cause hardware resets when PLL lock is not lost. As this feature
was problematic and provided little extra functionality, it was decided to no longer support
this feature. This change is included in Revision 1 of the 68360 User's Manual.
Problem symptoms:
Sporadic resets. After reset, bit 2 will be set in the RSR.
Recommended action:
For the purpose of robustness, we request that bit 5 in the CLKOCR (formerly known as
RSTEN) be set to zero, regardless of whether a problem is currently exhibited. This will help
safeguard against problems in the future. Clearing bit 5 in the CLKOCR will disable loss-of-
lock resets.
3. Phase Lock Loop.
The following section describes the performance guidelines for the on-chip phase locked
loop on the QUICC. The following explanations should be considered as general
observations on expected PLL behavior and should not be considered as specifications.
The parts are not tested to verify these exact numbers. These observations were measured
on a LIMITED number of parts and were not verified over the entire temperature and voltage
ranges.
4. Phase Skew Performance.
The phase skew of the PLL is defined as the time difference between the rising edges of
EXTAL and CLKO1/2 for a given capacitive load on CLKO1/2, over the entire process,
temperature and voltage ranges. This is defined in specifications 5B, 5C, and 5D (on page
10-7, Table 10.7). For input frequencies greater than 10MHZ and MF<=4, the skew is
between 0.0ns and less than 2.0ns (for rise time of 4ns), otherwise, this skew is not
guaranteed. However, for MF<10 and input frequencies greater than 10MHz, this skew is
between -3.0ns and +4.0ns.
F
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
.
相關PDF資料 |
PDF描述 |
|---|---|
| MC68360FE25V | QUad Integrated Communications Controller Users Manual |
| MC68360FE33 | QUad Integrated Communications Controller Users Manual |
| MC68360RC25 | QUad Integrated Communications Controller Users Manual |
| MC68360RC25V | QUad Integrated Communications Controller Users Manual |
| MC68360RC33 | QUad Integrated Communications Controller Users Manual |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| MC68360FE25C | 制造商:Motorola Inc 功能描述: |
| MC68360FE25V | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:QUad Integrated Communications Controller Users Manual |
| MC68360FE33 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:QUad Integrated Communications Controller Users Manual |
| MC68360FE33C | 制造商:Motorola Inc 功能描述: |
| MC68360RC25 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:QUad Integrated Communications Controller Users Manual |
發(fā)布緊急采購，3分鐘左右您將得到回復。