參數(shù)資料
型號: MC68307CFG16
廠商: MOTOROLA INC
元件分類: 微控制器/微處理器
英文描述: 16-BIT, 16.67 MHz, MICROCONTROLLER, PQFP100
封裝: PLASTIC, QFP-100
文件頁數(shù): 259/264頁
文件大小: 949K
代理商: MC68307CFG16
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁第220頁第221頁第222頁第223頁第224頁第225頁第226頁第227頁第228頁第229頁第230頁第231頁第232頁第233頁第234頁第235頁第236頁第237頁第238頁第239頁第240頁第241頁第242頁第243頁第244頁第245頁第246頁第247頁第248頁第249頁第250頁第251頁第252頁第253頁第254頁第255頁第256頁第257頁第258頁當前第259頁第260頁第261頁第262頁第263頁第264頁
EC000 Core Processor
4-18
MC68307 USER’S MANUAL
MOTOROLA
rent program counter and the copy of the status register are saved on the supervisor stack.
The saved value of the program counter is the address of the next instruction. Instruction
execution commences at the address contained in the trace exception vector.
4.6.9 Bus Error
When a bus error exception occurs, the current bus cycle is aborted. The current processor
activity, whether instruction or exception processing, is terminated, and the processor imme-
diately begins exception processing.
Exception processing for a bus error follows the usual sequence of steps. The status register
is copied, the supervisor mode is entered, and tracing is turned off. The vector number is
generated to refer to the bus error vector. Since the processor is fetching the instruction or
an operand when the error occurs, the context of the processor is more detailed. To save
more of this context, additional information is saved on the supervisor stack. The program
counter and the copy of the status register are saved. The value saved for the program
counter is advanced 2–10 bytes beyond the address of the first word of the instruction that
made the reference causing the bus error. If the bus error occurred during the fetch of the
next instruction, the saved program counter has a value in the vicinity of the current instruc-
tion, even if the current instruction is a branch, a jump, or a return instruction. In addition to
the usual information, the processor saves its internal copy of the first word of the instruction
being processed and the address being accessed by the aborted bus cycle. Specific infor-
mation about the access is also saved: type of access (read or write), processor activity (pro-
cessing an instruction), and function code outputs when the bus error occurred. The
processor is processing an instruction if it is in the normal state or processing a group 2
exception; the processor is not processing an instruction if it is processing a group 0 or a
group 1 exception. Figure 4-7 illustrates how this information is organized on the supervisor
stack. If a bus error occurs during the last step of exception processing, while either reading
the exception vector or fetching the instruction, the value of the program counter is the
address of the exception vector. Although this information is not generally sufficient to effect
full recovery from the bus error, it does allow software diagnosis. Finally, the processor com-
mences instruction processing at the address in the vector. It is the responsibility of the error
handler routine to clean up the stack and determine where to continue execution.
If a bus error occurs during the exception processing for a bus error, an address error, or a
reset, the processor halts and all processing ceases. This halt simplifies the detection of a
catastrophic system failure, since the processor removes itself from the system to protect
memory contents from erroneous accesses. Only an external reset operation can restart a
halted processor.
4.6.10 Address Error
An address error exception occurs when the processor attempts to access a word or long-
word operand or an instruction at an odd address. An address error is similar to an internally
generated bus error. The bus cycle is aborted, and the processor ceases current processing
and begins exception processing. The exception processing sequence is the same as that
for a bus error, including the information to be stacked, except that the vector number refers
to the address error vector. Likewise, if an address error occurs during the exception pro-
cessing for a bus error, address error, or reset, the processor is halted.
相關(guān)PDF資料
PDF描述
MC68307PU16 16-BIT, 16.67 MHz, MICROCONTROLLER, PQFP100
MC68307PU16V 16-BIT, 16.67 MHz, MICROCONTROLLER, PQFP100
MC68307FG16 16-BIT, 16.67 MHz, MICROCONTROLLER, PQFP100
MC68322FT16 16-BIT, 16.667 MHz, RISC PROCESSOR, PQFP160
MC68331CFC20B1 32-BIT, 20 MHz, MICROCONTROLLER, PQFP132
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC68307UM 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Technical Summary Integrated Multiple-Bus Processor
MC68307V 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Technical Summary Integrated Multiple-Bus Processor
MC68322 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Integrated Printer Processor
MC68322AD 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Integrated Printer Processor
MC68322FT20 制造商:Rochester Electronics LLC 功能描述:- Bulk