
Table of Contents
Paragraph
Title
Page
Number
x
MC68302 USER’S MANUAL
MOTOROLA
4.5.15.2
Rate Adaption of 48- and 56-kbps User Rates to 64 kbps...................4-116
4.5.15.3
Adaption for Asynchronous Rates up to 19.2 kbps..............................4-117
4.5.15.4
V.110 Controller Overview. ..................................................................4-117
4.5.15.5
V.110 Programming Model ..................................................................4-118
4.5.15.6
Error-Handling Procedure ....................................................................4-118
4.5.15.7
V.110 Receive Buffer Descriptor (Rx BD)............................................4-118
4.5.15.8
V.110 Transmit Buffer Descriptor (Tx BD) ...........................................4-120
4.5.15.9
V.110 Event Register ...........................................................................4-121
4.5.15.10
V.110 Mask Register............................................................................4-122
4.5.16
Transparent Controller .........................................................................4-122
4.5.16.1
Transparent Channel Buffer Transmission Processing .......................4-123
4.5.16.2
Transparent Channel Buffer Reception Processing.............................4-124
4.5.16.3
Transparent Memory Map....................................................................4-125
4.5.16.4
Transparent Commands ......................................................................4-126
4.5.16.5
Transparent Synchronization ...............................................................4-126
4.5.16.6
Transparent Error-Handling Procedure................................................4-128
4.5.16.7
Transparent Mode Register .................................................................4-129
4.5.16.8
Transparent Receive Buffer Descriptor (RxBD)...................................4-130
4.5.16.9
Transparent Transmit Buffer Descriptor (Tx BD) .................................4-131
4.5.16.10
Transparent Event Register .................................................................4-133
4.5.16.11
Transparent Mask Register..................................................................4-134
4.6
Serial Communication Port (SCP) .......................................................4-134
4.6.1
SCP Programming Model ....................................................................4-136
4.6.2
SCP Transmit/Receive Buffer Descriptor.............................................4-137
4.6.3
SCP Transmit/Receive Processing......................................................4-137
4.7
Serial Management Controllers (SMCs) ..............................................4-138
4.7.1
Overview ..............................................................................................4-138
4.7.1.1
Using IDL with the SMCs .....................................................................4-138
4.7.1.2
Using GCI with the SMCs ....................................................................4-138
4.7.2
SMC Programming Model....................................................................4-139
4.7.3
SMC Commands..................................................................................4-140
4.7.4
SMC Memory Structure and Buffers Descriptors.................................4-140
4.7.4.1
SMC1 Receive Buffer Descriptor .........................................................4-141
4.7.4.2
SMC1 Transmit Buffer Descriptor ........................................................4-142
4.7.4.3
SMC2 Receive Buffer Descriptor .........................................................4-142
4.7.4.4
SMC2 Transmit Buffer Descriptor ........................................................4-143
4.7.5
SMC Interrupt Requests ......................................................................4-143
Section 5
Signal Description
5.1
Functional Groups....................................................................................5-1
5.2
Power Pins...............................................................................................5-2
5.3
Clocks ......................................................................................................5-4
5.4
System Control ........................................................................................5-5
5.5
Address Bus Pins (A23–A1) ....................................................................5-7