
Communications Processor (CP)
4-108
MC68302 USER’S MANUAL
MOTOROLA
The channel will enter hunt mode immediately. It is possible that a SYN1–SYN2-
(SOH,DLE,ENQ) sequence in data will be incorrectly interpreted as the start of the
next header, but this “header” will have a CRC error.
NOTE
This error can occur only on asynchronous links.
6. Parity Error. When a parity error occurs, the channel writes the received character to
the buffer, closes the buffer, sets the parity error (PR) bit in the BD, and generates the
RBK interrupt (if enabled).
The channel will enter hunt mode immediately. It is possible that a SYN1–SYN2-
(SOH,DLE,ENQ) sequence in data will be incorrectly interpreted as the start of the
next header, but this “header” will have a CRC error.
NOTE
This error can occur only on asynchronous links.
Error Counters
The CP maintains four 16-bit (modulo 2**16) error counters for each DDCMP controller.
They can be initialized by the user when the channel is disabled. The counters are as fol-
lows:
—CRC1EC—CRC1 Error Counter
—CRC2EC—CRC2/CRC3 Error Counter
—NMARC — Nonmatching Address Received Counter (updated only when the frame
is error-free)
—DISMC — Discarded Messages (received messages when there are no free buffers
and the frame is error-free)
4.5.14.9 DDCMP Mode Register
Each SCC mode register is a 16-bit, memory- mapped, read-write register that controls the
SCC operation. The term DDCMP mode register refers to the protocol-specific bits (15–6)
of the SCC mode register when that SCC is configured for DDCMP. The read-write DDCMP
mode register is cleared by reset.
NOS3–NOS0—Minimum Number of SYN1—SYN2 Pairs between or before Messages
(1 to 16 SYNC Pairs)
If NOS3–NOS0 = 0000, then 1 SYNC pair will be transmitted; if NOS3–NOS0 = 1111, then
16 SYNC pairs will be transmitted.
NOTE
With appropriate programming of the transmit BD (TC = 1 and L
= 0), it is possible to transmit back-to-back messages.
15
14
13
12
11
10
9
8
7
6
5
0
NOS3
NOS2
NOS1
NOS0
—
V.110
—
—
SYNF
ENC
COMMON SCC MODE BITS