- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45206 > MC56F8367VVFE (FREESCALE SEMICONDUCTOR INC) 16-BIT, 120 MHz, OTHER DSP, PBGA160 PDF資料下載
參數(shù)資料
| 型號(hào)： | MC56F8367VVFE |
| 廠商： | FREESCALE SEMICONDUCTOR INC |
| 元件分類： | 數(shù)字信號(hào)處理 |
| 英文描述： | 16-BIT, 120 MHz, OTHER DSP, PBGA160 |
| 封裝： | ROHS COMPLIANT, MAPBGA-160 |
| 文件頁數(shù)： | 34/182頁 |
| 文件大?。?/td> | 972K |
| 代理商： | MC56F8367VVFE |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁當(dāng)前第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁
Resets
56F8367 Technical Data, Rev. 9
Freescale Semiconductor
129
Preliminary
The 56800E core contains both STOP and WAIT instructions. Both put the CPU to sleep. For lowest
power consumption in Stop mode, the PLL can be shut down. This must be done explicitly before entering
Stop mode, since there is no automatic mechanism for this. When the PLL is shut down, the 56800E
system clock must be set equal to the oscillator output.
Some applications require the 56800E STOP/WAIT instructions be disabled. To disable those
instructions, write to the SIM control register (SIM_CONTROL) described in Part 6.5.1. This procedure
can be on either a permanent or temporary basis. Permanently assigned applications last only until their
next reset.
6.9 Resets
The SIM supports four sources of reset. The two asynchronous sources are the external reset pin and the
Power-On Reset (POR). The two synchronous sources are the software reset, which is generated within
the SIM itself by writting to the SIM_CONTROL register, and the COP reset.
Reset begins with the assertion of any of the reset sources. Release of reset to various blocks is sequenced
to permit proper operation of the device. A POR reset is first extended for 221 clock cycles to permit
stabilization of the clock source, followed by a 32 clock window in which SIM clocking is initiated. It is
then followed by a 32 clock window in which peripherals are released to implement Flash security, and,
finally, followed by a 32 clock window in which the core is initialized. After completion of the described
reset sequence, application code will begin execution.
Resets may be asserted asynchronously, but are always released internally on a rising edge of the system
clock.
Part 7 Security Features
The 56F8367/56F8167 offer security features intended to prevent unauthorized users from reading the
contents of the Flash Memory (FM) array. The Flash security consists of several hardware interlocks that
block the means by which an unauthorized user could gain access to the Flash array.
However, part of the security must lie with the user’s code. An extreme example would be user’s code that
dumps the contents of the internal program, as this code would defeat the purpose of security. At the same
time, the user may also wish to put a “backdoor” in his program. As an example, the user downloads a
security key through the SCI, allowing access to a programming routine that updates parameters stored in
another section of the Flash.
7.1 Operation with Security Enabled
Once the user has programmed the Flash with his application code, the device can be secured by
programming the security bytes located in the FM configuration field, which occupies a portion of the FM
array. These non-volatile bytes will keep the part secured through reset and through power-down of the
device. Only two bytes within this field are used to enable or disable security. Refer to the Flash Memory
section in the 56F8300 Peripheral User Manual for the state of the security bytes and the resulting state
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC56F8367VVF | 16-BIT, 120 MHz, OTHER DSP, PBGA160 |
| MC56F8367MPYE | 16-BIT, 120 MHz, OTHER DSP, PQFP160 |
| MC56F8167VPY | 16-BIT, 120 MHz, OTHER DSP, PQFP160 |
| MC56F8367VPY60 | 16-BIT, 120 MHz, OTHER DSP, PQFP160 |
| MC56F8256VLF | 16-BIT, FLASH, 60 MHz, MICROCONTROLLER, PQFP48 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC56F8367VVFEJ | 制造商:Freescale Semiconductor 功能描述:16 BIT HYBRID CONTROLLER - Bulk |
| MC56F83XXBLUM | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:16-bit Digital Signal Controllers |
| MC56F84441 | 功能描述:數(shù)字信號(hào)處理器和控制器 - DSP, DSC 64K DSP RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時(shí)鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時(shí)器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT |
| MC56F84441VLF | 制造商:Freescale Semiconductor 功能描述:32BIT,64K FLASH,2KB FLEX - Bulk 制造商:Freescale Semiconductor 功能描述:IC DSC 32BIT 64K FLASH 48LQFP 制造商:Freescale Semiconductor 功能描述:DSC 32BIT MC56F84 100MHZ 48LQFP 制造商:Freescale Semiconductor 功能描述:32bit,64k Flash, 2kB FlexMemory 制造商:Freescale Semiconductor 功能描述:DSC, 32BIT, MC56F84, 100MHZ, 48LQFP; Series:MC56F84xx; Core Frequency:60MHz; Digital IC Case Style:LQFP; No. of Pins:48; Embedded Interface Type:CAN, I2C, SPI, UART; No. of I/O's:39; Flash Memory Size:64KB; MSL:MSL 3 - 168 hours |
| MC56F84441VLFR | 制造商:Freescale Semiconductor 功能描述:MC56F84441VLFR - Tape and Reel 制造商:Freescale Semiconductor 功能描述:32BIT,64K FLASH,2KB FLEX - Tape and Reel 制造商:Freescale Semiconductor 功能描述:32BIT,64K FLASH, 2KB FLEX |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。