- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45206 > MC56F8367VVF (FREESCALE SEMICONDUCTOR INC) 16-BIT, 120 MHz, OTHER DSP, PBGA160 PDF資料下載
參數(shù)資料
| 型號(hào)： | MC56F8367VVF |
| 廠商： | FREESCALE SEMICONDUCTOR INC |
| 元件分類： | 數(shù)字信號(hào)處理 |
| 英文描述： | 16-BIT, 120 MHz, OTHER DSP, PBGA160 |
| 封裝： | ROHS COMPLIANT, MAPBGA-160 |
| 文件頁數(shù)： | 38/182頁 |
| 文件大?。?/td> | 972K |
| 代理商： | MC56F8367VVF |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁當(dāng)前第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁
56F8367 Technical Data, Rev. 9
132
Freescale Semiconductor
Preliminary
EXAMPLE 2: In this example, the system clock has been set up with a value of 32MHz, making the FM
input clock 16MHz. Because that is greater than 12.8MHz, PRDIV8 = FM_CLKDIV[6] = 1. Using the
following equation yields a DIV value of 9 for a clock of 200kHz, and a DIV value of 10 for a clock of
181kHz. This translates to an FM_CLKDIV[6:0] value of $49 or $4A, respectively.
Once the LOCKOUT_RECOVERY instruction has been shifted into the instruction register, the clock
divider value must be shifted into the corresponding 7-bit data register. After the data register has been
updated, the user must transition the TAP controller into the RUN-TEST/IDLE state for the lockout
sequence to commence. The controller must remain in this state until the erase sequence has completed.
For details, see the JTAG Section in the 56F8300 Peripheral User Manual.
Note:
Once the lockout recovery sequence has completed, the user must reset both the JTAG TAP controller
(by asserting TRST) and the
device (by asserting external chip reset) to return to normal unsecured
operation.
7.2.4
Product Analysis
The recommended method of unsecuring a programmed device for product analysis of field failures is via
the backdoor key access. The customer would need to supply Technical Support with the backdoor key
and the protocol to access the backdoor routine in the Flash. Additionally, the KEYEN bit that allows
backdoor key access must be set.
An alternative method for performing analysis on a secured microcontroller would be to mass-erase and
reprogram the Flash with the original code, but modify the security bytes.
To insure that a customer does not inadvertently lock himself out of the device during programming, it is
recommended that he program the backdoor access key first, his application code second, and the security
bytes within the FM configuration field last.
Part 8 General Purpose Input/Output (GPIO)
8.1 Introduction
This section is intended to supplement the GPIO information found in the 56F8300 Peripheral User
Manual and contains only chip-specific information. This information supercedes the generic information
in the 56F8300 Peripheral User Manual.
8.2 Memory Maps
The width of the GPIO port defines how many bits are implemented in each of the GPIO registers. Based
on this and the default function of each of the GPIO pins, the reset values of the GPIOx_PUR and
GPIOx_PER registers will change from port to port. Table 8-3 defines the actual reset values of these
registers.
SYS_CLK
(2)(8)
)
(
<
(DIV + 1)
150[kHz]
200[kHz]
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC56F8367MPYE | 16-BIT, 120 MHz, OTHER DSP, PQFP160 |
| MC56F8167VPY | 16-BIT, 120 MHz, OTHER DSP, PQFP160 |
| MC56F8367VPY60 | 16-BIT, 120 MHz, OTHER DSP, PQFP160 |
| MC56F8256VLF | 16-BIT, FLASH, 60 MHz, MICROCONTROLLER, PQFP48 |
| MC56F8245VLD | 16-BIT, FLASH, 60 MHz, MICROCONTROLLER, PQFP44 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC56F8367VVFE | 功能描述:數(shù)字信號(hào)處理器和控制器 - DSP, DSC 16 BIT HYBRID CNTRLR RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時(shí)鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時(shí)器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT |
| MC56F8367VVFEJ | 制造商:Freescale Semiconductor 功能描述:16 BIT HYBRID CONTROLLER - Bulk |
| MC56F83XXBLUM | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:16-bit Digital Signal Controllers |
| MC56F84441 | 功能描述:數(shù)字信號(hào)處理器和控制器 - DSP, DSC 64K DSP RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時(shí)鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時(shí)器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT |
| MC56F84441VLF | 制造商:Freescale Semiconductor 功能描述:32BIT,64K FLASH,2KB FLEX - Bulk 制造商:Freescale Semiconductor 功能描述:IC DSC 32BIT 64K FLASH 48LQFP 制造商:Freescale Semiconductor 功能描述:DSC 32BIT MC56F84 100MHZ 48LQFP 制造商:Freescale Semiconductor 功能描述:32bit,64k Flash, 2kB FlexMemory 制造商:Freescale Semiconductor 功能描述:DSC, 32BIT, MC56F84, 100MHZ, 48LQFP; Series:MC56F84xx; Core Frequency:60MHz; Digital IC Case Style:LQFP; No. of Pins:48; Embedded Interface Type:CAN, I2C, SPI, UART; No. of I/O's:39; Flash Memory Size:64KB; MSL:MSL 3 - 168 hours |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。