參數資料
型號： MC56F8347VVFE
廠商： FREESCALE SEMICONDUCTOR INC
元件分類： 數字信號處理
英文描述： 16-BIT, 120 MHz, OTHER DSP, PBGA160
封裝： ROHS COMPLIANT, MAPBGA-160
文件頁數： 44/172頁
文件大?。?/td> 2620K
代理商： MC56F8347VVFE
56F8347 Technical Data, Rev.11
138
Freescale Semiconductor
Preliminary
10.7 Crystal Oscillator Timing
10.8 External Memory Interface Timing
The External Memory Interface is designed to access static memory and peripheral devices. Figure 10-4
shows sample timing and parameters that are detailed in Table 10-16.
The timing of each parameter consists of both a fixed delay portion and a clock related portion, as well as
user controlled wait states. The equation:
t = D + P * (M + W)
should be used to determine the actual time of each parameter. The terms in this equation are defined as:
When using the XTAL clock input directly as the chip clock without prescaling (ZSRC selects prescaler
clock and prescaler set to ÷ 1), the EMI quadrature clock is generated using both edges of the EXTAL
clock input. In this situation only, parameter values must be adjusted for the duty cycle at XTAL.
DCAOE and DCAEO are used to make this duty cycle adjustment where needed.
Table 10-15 Crystal Oscillator Parameters
Characteristic
Symbol
Min
Typ
Max
Unit
Crystal Start-up time
TCS
45
10
ms
Resonator Start-up time
TRS
0.1
0.18
1
ms
Crystal ESR
RESR
——
120
ohms
Crystal Peak-to-Peak Jitter
TD
70
—
250
ps
Crystal Min-Max Period Variation
TPV
0.12
—
1.5
ns
Resonator Peak-to-Peak Jitter
TRJ
——
300
ps
Resonator Min-Max Period Variation
TRP
——
300
ps
Bias Current, high-drive mode
IBIASH
—250
290
μA
Bias Current, low-drive mode
IBIASL
—80
110
μA
Quiescent Current, power-down mode
IPD
—0
1
μA
t
= Parameter delay time
D
= Fixed portion of the delay, due to on-chip path delays
P
= Period of the system clock, which determines the execution rate of the part
(i.e., when the device is operating at 60MHz, P = 16.67 ns)
M = Fixed portion of a clock period inherent in the design; this number is adjusted to account
for possible derating of clock duty cycle
W = Sum of the applicable wait state controls. The “Wait State Controls” column of
Table 10-16 shows the applicable controls for each parameter and the EMI chapter of the
56F8300 Peripheral User Manual details what each wait state field controls.
Because
of
an
order
from
the
United
States
International
Trade
Commission,
BGA-packaged
product
lines
and
part
numbers
indicated
here
currently
are
not
available
from
Freescale
for
import
or
sale
in
the
United
States
prior
to
September
2010:
MC56F8147VVFE,MC56F8347VVFE
相關PDF資料
PDF描述
MC74AC04DR2 AC SERIES, HEX 1-INPUT INVERT GATE, PDSO14
MC74AC132DR2 AC SERIES, QUAD 2-INPUT NAND GATE, PDSO14
MC74AC132DT AC SERIES, QUAD 2-INPUT NAND GATE, PDSO14
MC74AC244MR2 AC SERIES, DUAL 4-BIT DRIVER, TRUE OUTPUT, PDSO20
MC74AC563DWR2 AC SERIES, 8-BIT DRIVER, INVERTED OUTPUT, PDSO20
相關代理商/技術參數
參數描述
MC56F8355 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:16-Bit Digital Signal Controllers
MC56F8355MFG60 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:16-bit Hybrid Controllers
MC56F8355MFGE 功能描述:數字信號處理器和控制器 - DSP, DSC 16 BIT HYBRID CONTROLLER RoHS:否 制造商:Microchip Technology 核心:dsPIC 數據總線寬度:16 bit 程序存儲器大小:16 KB 數據 RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數量:35 定時器數量:3 設備每秒兆指令數:50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風格:SMD/SMT
MC56F8355VFG60 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:16-bit Hybrid Controllers
MC56F8355VFGE 功能描述:數字信號處理器和控制器 - DSP, DSC 16 BIT HYBRID CNTRLR RoHS:否 制造商:Microchip Technology 核心:dsPIC 數據總線寬度:16 bit 程序存儲器大小:16 KB 數據 RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數量:35 定時器數量:3 設備每秒兆指令數:50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風格:SMD/SMT
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數量 廠商 批號 封裝
添加更多采購

我的聯系方式

*
*
*