參數(shù)資料
型號(hào)： XC4013E-4HQ240C
廠商： Xilinx Inc
文件頁數(shù)： 4/68頁
文件大?。?/td> 0K
描述： IC FPGA C-TEMP 5V 4SPD 240-HQFP
產(chǎn)品變化通告： XC1700 PROMs,XC5200,HQ,SCD Parts Discontinuation 19/Jul/2010
標(biāo)準(zhǔn)包裝： 24
系列： XC4000E/X
LAB/CLB數(shù)： 576
邏輯元件/單元數(shù)： 1368
RAM 位總計(jì)： 18432
輸入/輸出數(shù)： 192
門數(shù)： 13000
電源電壓： 4.75 V ~ 5.25 V
安裝類型： 表面貼裝
工作溫度： 0°C ~ 85°C
封裝/外殼： 240-BFQFP 裸露焊盤
供應(yīng)商設(shè)備封裝： 240-PQFP（32x32）
R
XC4000E and XC4000X Series Field Programmable Gate Arrays
6-16
May 14, 1999 (Version 1.6)
Figure 8 shows the write timing for level-sensitive, sin-
gle-port RAM.
The relationships between CLB pins and RAM inputs and
outputs for single-port level-sensitive mode are shown in
Figure 9 and Figure 10 show block diagrams of a CLB con-
gured as 16x2 and 32x1 level-sensitive, single-port RAM.
Initializing RAM at Conguration
Both RAM and ROM implementations of the XC4000
Series devices are initialized during conguration. The ini-
tial contents are dened via an INIT attribute or property
attached to the RAM or ROM symbol, as described in the
schematic library guide. If not dened, all RAM contents
are initialized to all zeros, by default.
RAM initialization occurs only during conguration. The
RAM content is not affected by Global Set/Reset.
Table 7: Single-Port Level-Sensitive RAM Signals
G'
G1 G4
F1 F4
WRITE
DECODER
1 of 16
DIN
16-LATCH
ARRAY
X6748
4
MUX
F'
WRITE
DECODER
1 of 16
DIN
16-LATCH
ARRAY
READ
ADDRESS
READ
ADDRESS
WRITE PULSE
LATCH
ENABLE
LATCH
ENABLE
K
(CLOCK)
WRITE PULSE
MUX
4
C1 C4
4
WE
D1
D0
EC
Figure 7: 16x1 Edge-Triggered Dual-Port RAM
RAM Signal
CLB Pin
Function
D
D0 or D1
Data In
A[3:0]
F1-F4 or G1-G4
Address
WE
Write Enable
O
F’ or G’
Data Out
WC
T
ADDRESS
WRITE ENABLE
DATA IN
AS
T
WP
T
DS
T
DH
T
REQUIRED
AH
T
X6462
Figure 8: Level-Sensitive RAM Write Timing
Product Obsolete or Under Obsolescence
相關(guān)PDF資料
PDF描述
XC4013E-4HQ208I IC FPGA I-TEMP 5V 4SPD 208-HQFP
XC4013E-4HQ208C IC FPGA C-TEMP 5V 4SPD 208-HQFP
IDT71V35761YS183BG8 IC SRAM 4MBIT 183MHZ 119BGA
1-487769-4 016 HOUSING FFC RCPT 100CL SR
XC4013XL-2BG256I IC FPGA I-TEMP 3.3V 2SPD 256PBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC34071P 功能描述:運(yùn)算放大器 - 運(yùn)放 3-44V Single 5mV VIO RoHS:否 制造商:STMicroelectronics 通道數(shù)量:4 共模抑制比（最小值）:63 dB 輸入補(bǔ)償電壓:1 mV 輸入偏流（最大值）:10 pA 工作電源電壓:2.7 V to 5.5 V 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-16 轉(zhuǎn)換速度:0.89 V/us 關(guān)閉:No 輸出電流:55 mA 最大工作溫度:+ 125 C 封裝:Reel
MC34071PG 功能描述:運(yùn)算放大器 - 運(yùn)放 3-44V Single 5mV VIO Commercial Temp RoHS:否 制造商:STMicroelectronics 通道數(shù)量:4 共模抑制比（最小值）:63 dB 輸入補(bǔ)償電壓:1 mV 輸入偏流（最大值）:10 pA 工作電源電壓:2.7 V to 5.5 V 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-16 轉(zhuǎn)換速度:0.89 V/us 關(guān)閉:No 輸出電流:55 mA 最大工作溫度:+ 125 C 封裝:Reel
MC34071PG 制造商:ON Semiconductor 功能描述:IC OP-AMP 4.5MHZ 13V/s DIP-8
MC34071U 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:High Slew Rate, Wide Bandwidth, Single Supply Operational Amplifiers
MC34072 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:High Slew Rate, Wide Bandwidth, Single Supply Operational Amplifiers
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*