- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382301 > MC3310 (Electronic Theatre Controls, Inc.) Motion Processor PDF資料下載
參數(shù)資料
| 型號： | MC3310 |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | Motion Processor |
| 中文描述： | 運(yùn)動處理器 |
| 文件頁數(shù)： | 32/83頁 |
| 文件大小： | 1080K |
| 代理商： | MC3310 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁當(dāng)前第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁
MC3310 Technical Specifications
32
6.2
16-bit Host Interface (IOPIL16)
This design implements a parallel interface with a host processor utilizing a 16-bit data bus. An
understanding of the underlying operation of the design is only necessary if the designer intends to
make modifications. In most cases this design can be implemented without changes. The following
notes should be read while referencing the schematics. IOPIL16 1 is the top level schematic. The
timing for the host to I/O chip communication can be found in section 4.5 and the timing for the
CP to I/O chip communication can be found in section 4.7.
The description below identifies the key elements of each schematic starting with the host side
signals. The paragraph title identifies the key schematic(s) being described in the text.
IOPIL16 3
The host interface is shown in sheet IOPIL16 3. The incoming data HD[15:0] is latched in the
transparent latches when ~HG1 and ~HG2 go high. This would be the result of a write from the
host to the CP. The latched data HI[15:8] and HI[7:0] go to schematic IOPIL16 1 and IOPIL16 5.
Data from the interface to the host, HO[15:8] and HO[7:0] is enabled onto the host bus, HD[15:0],
by HOES2 and HOES1 respectively. The output latches, which present the data during a host read,
are always transparent because GOUT is connected to VDD. The latched I/O is an I/O option on
the Actel part used and could be omitted in the host interface if a different CPLD or FPGA does not
have this feature.
IOPIL16 1
The control for the host interface starts on IOPIL16 1. HOES1 and HOES2 are the AND of
~HSEL and ~HRD and enable read data onto the host bus, as previously described. HRDY is a
handshaking signal to the host to allow asynchronous communication between the host and the CP.
The host must wait until HRDY is true before attempting to communicate with the CP. This signal
is copied as a bit in the host status register. The host status register may be read at any time to
determine the state of HRDY, or the HRDY output may be used as an interrupt to the host.
~HSEL, ~HRD, ~HWR, and HA0 are the buffered inputs of the host control signals.
HOST INTERFACE/IOPIL16 5
Data from the host HI[15:8] and HI[7:0] is written into REG1 and REG2 on the schematic HOST
INTERFACE by ~EN1 and ~EN2. These registers have a 2 to 1 multiplexed input with both the
host data and the CP data being written to these registers. This is convenient for diagnostic purposes
and is very efficient in the Actel A42MX FPGA's, which are multiplexer based but if the
configuration of the logic device used demands it, separate registers could be used for the host and
CP data. The schematic for this register is shown as DFME8. Only commands and checksums are
written to registers REG1 and REG2 while data is written and read from the set of data registers,
DATREG shown on IOPIL16 5. These 3 data registers buffer data sent to and from the CP,
reducing the number of interrupts the CP must handle. The output from REG1 and REG2,
CIQ[15:8] and CIQ[7:0] go to IOPIL16 5, where they are multiplexed with the other data registers.
The multiplexed result, IQ[15:8] and IQ[7:0], is multiplexed with HST[15:8] and HST[7:0] - the
output of the host status registers REG3 and REG4. As previously mentioned, HRDY becomes
HST15 so it can be read by the host. The rest of the status register is written by the CP to provide
information to the host. HA0 acts as an address bit, and usually is an address bit on the bus. When
the host is writing, HA0 low indicates data and HA0 high indicates a command. When the host is
reading, HAO low indicates data and HA0 high indicates status. Read status is the only transaction
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC33121 | LOW VOLTAGE SUBSCRIBER LOOP INTERFACE CIRCUIT |
| MC33121FN | LOW VOLTAGE SUBSCRIBER LOOP INTERFACE CIRCUIT |
| MC33121P | LOW VOLTAGE SUBSCRIBER LOOP INTERFACE CIRCUIT |
| MC33151 | High Speed Dual MOSFET Drivers |
| MC33151DR2 | High Speed Dual MOSFET Drivers |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC3310-011-01 | 制造商:SPC Multicomp 功能描述:SWITCH DPST LATCHING BLACK 制造商:SPC Multicomp 功能描述:SWITCH, DPST, LATCHING, BLACK 制造商:SPC Multicomp 功能描述:SWITCH, PUSHBUTTON, DPST, 16A, 250V; Contact Configuration:DPST; Switch Operation:On-Off; Contact Voltage AC Nom:250V; Contact Current Max:16A; Actuator Style:Rectangular; Switch Terminals:Quick Connect, Solder; Circuitry:DPST ;RoHS Compliant: Yes |
| MC3310-031-01 | 制造商:SPC Multicomp 功能描述:SWITCH DPST MOM BLACK 制造商:SPC Multicomp 功能描述:SWITCH, DPST, MOM, BLACK |
| MC3310-051-02 | 制造商:SPC Multicomp 功能描述:SWITCH DPST LATCHING RED 制造商:SPC Multicomp 功能描述:SWITCH, DPST, LATCHING, RED 制造商:SPC Multicomp 功能描述:SWITCH, PUSHBUTTON, DPST, 16A, 250V; Contact Configuration:DPST; Switch Operation:On-Off; Contact Voltage AC Nom:250V; Contact Current Max:16A; Actuator Style:Rectangular; Switch Terminals:Quick Connect, Solder; Circuitry:DPST ;RoHS Compliant: Yes |
| MC3310-051-05 | 制造商:SPC Multicomp 功能描述:SWITCH DPST LATCHING GREEN 制造商:SPC Multicomp 功能描述:SWITCH, DPST, LATCHING, GREEN 制造商:SPC Multicomp 功能描述:SWITCH, PUSHBUTTON, DPST, 16A, 250V; Contact Configuration:DPST; Switch Operation:On-Off; Contact Voltage DC Nom:250V; Contact Current Max:16A; Actuator Style:Rectangular; Switch Terminals:Quick Connect, Solder; Circuitry:DPST ;RoHS Compliant: Yes |
| MC33102 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Amplifiers and Comparators |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。