
MC145572EVK
30
LTSFAR: Receive Superframe Alignment.
This pin carries a signal that indicates the rst 2B+D frame in a U superframe to be received from the
U-Interface. This signal is not active when the LT side MC145572 is congured for full GCI mode operation.
When the LT side MC145572 is congured for full GCI mode operation, S2-5 in GCI position, this pin
provides the recovered timing clock. The frequency of the clock is selected between 2.048 MHz and
512 kHz by the setting of S2-4, GCI2048/GCI512.
LTGTCLK: Gated IDL Clock Output.
This pin provides a gated clock output. The clock input of an external bit error rate tester should be
connected to this signal.
GND: Ground.
Negative Power Supply.
Table 2-5. NT and LT Side MC145572EVK Header List
Header
Reference
Function
J1
Access to LT Test Signals
J2
Access to LT 2B1Q Signal
J3
Short Positive Side of the Line to Ground
J4
Short Negative Side of the Line to Ground
J5
Tx/Rx Headers
J6
Access to LT TDM Signals
J7
LT RxDATA
J8
LT TxDATA
J9
Access to Multifunction MC145572 Pins
J10
LT CLK
J11
Access to Multifunction Pins
J12
Access to NT 2B1Q Signal
J13
Short Positive Side of the Line to Ground
J14
Short Negative Side of the Line to Ground
J15
Tx/Rx Header Pins
J17
Access to NT TDM Signals
J18
NT RxDATA
J19
Power Connector
J20
NT TxDATA
J21
NT CLK
J22
NT Data Interface Signals
J23
Access to SIT 2B1Q TE
J24
Access to SIT 2B1Q NT
JP1
LT PWR CONFIG
JP2
Short Line
JP3
Short R1
JP4
Short LT Sealing Current Blocking Cap
JP5
Short R6
JP6
Terminate Line with 135
W
JP7
Short Line
JP8
Short R17
JP9
Short N7 Sealing Current Blocking Cap
JP10
NT PWR CONFIG
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.