- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄8804 > MC145151DW2 (Freescale Semiconductor)IC PAR-IN PLL FREQ SYNTH 28-SOIC PDF資料下載
參數(shù)資料
| 型號： | MC145151DW2 |
| 廠商： | Freescale Semiconductor |
| 文件頁數(shù)： | 11/24頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC PAR-IN PLL FREQ SYNTH 28-SOIC |
| 標準包裝： | 26 |
| 類型： | PLL 時鐘/頻率合成器 |
| PLL： | 是 |
| 輸入： | 時鐘 |
| 輸出： | CMOS |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 1:1 |
| 差分 - 輸入:輸出： | 無/無 |
| 頻率 - 最大： | 25MHz |
| 除法器/乘法器： | 是/無 |
| 電源電壓： | 3 V ~ 9 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 28-SOIC（0.295"，7.50mm 寬） |
| 供應商設備封裝： | 28-SOIC W |
| 包裝： | 管件 |
Design Considerations
MC145151-2 and MC145152-2 Technical Data, Rev. 5
Freescale Semiconductor
19
4.2
Crystal Oscillator Considerations
The following options may be considered to provide a reference frequency to Freescale's CMOS frequency
synthesizers.
4.2.1
Use of a Hybrid Crystal Oscillator
Commercially available temperature-compensated crystal oscillators (TCXOs) or crystal-controlled data
clock oscillators provide very stable reference frequencies. An oscillator capable of sinking and sourcing
50
A at CMOS logic levels may be direct or dc coupled to OSC
in. In general, the highest frequency
capability is obtained utilizing a direct-coupled square wave having a rail-to-rail (VDD to VSS) voltage
swing. If the oscillator does not have CMOS logic levels on the outputs, capacitive or ac coupling to OSCin
may be used. OSCout, an unbuffered output, should be left floating.
4.2.2
Design an Off-Chip Reference
The user may design an off-chip crystal oscillator using ICs specifically developed for crystal oscillator
applications, or using discrete transistors. The reference signal from the oscillator is ac coupled to OSCin.
For large amplitude signals (standard CMOS logic levels), dc coupling is used. OSCout, an unbuffered
output, should be left floating. In general, the highest frequency capability is obtained with a
direct-coupled square wave having rail-to-rail voltage swing.
4.2.3
Use of the On-Chip Oscillator Circuitry
The on-chip amplifier (a digital inverter) along with an appropriate crystal may be used to provide a
reference source frequency. A fundamental mode crystal, parallel resonant at the desired operating
frequency, should be connected as shown in Figure 13.
Figure 13. Pierce Crystal Oscillator Circuit
R1*
C2
C1
FREQUENCY
SYNTHESIZER
OSCout
OSCin
* May be deleted in certain cases. See text.
Rf
相關PDF資料 |
PDF描述 |
|---|---|
| CS3108A-40-62S | CONN PLUG 60POS RT ANG W/SCKT |
| CS3102A-20-70P | CONN RCPT 17POS BOX MNT W/PINS |
| CS3108A-40-53S | CONN PLUG 60POS RT ANG W/SCKT |
| CS3106A-22-57P | CONN PLUG 19POS STRAIGHT W/PINS |
| CS3106A-24-64P | CONN PLUG 16POS STRAIGHT W/PINS |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| MC145151DW2R2 | 功能描述:IC PAR-IN PLL FREQ SYNTH 28-SOIC RoHS:否 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:- 標準包裝:39 系列:- 類型:* PLL:帶旁路 輸入:時鐘 輸出:時鐘 電路數(shù):1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 頻率 - 最大:170MHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:* 封裝/外殼:* 供應商設備封裝:* 包裝:* |
| MC145151P2 | 制造商:Motorola Inc 功能描述:Frequency Synthesizer, 28 Pin, Plastic, DIP |
| MC145152DW2 | 功能描述:鎖相環(huán) - PLL PLL Synthesizer RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray |
| MC145152DW2R2 | 功能描述:IC PAR-IN PLL FREQ SYNTH 28-SOIC RoHS:否 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:- 標準包裝:39 系列:- 類型:* PLL:帶旁路 輸入:時鐘 輸出:時鐘 電路數(shù):1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 頻率 - 最大:170MHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:* 封裝/外殼:* 供應商設備封裝:* 包裝:* |
| MC145155P | 制造商:Motorola Inc 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。