- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄369895 > MC14025UBCL (MOTOROLA INC) OSC 5V SMT 7X5 CMOS PROGRM PDF資料下載
參數(shù)資料
| 型號(hào)： | MC14025UBCL |
| 廠商： | MOTOROLA INC |
| 元件分類： | 通用總線功能 |
| 英文描述： | OSC 5V SMT 7X5 CMOS PROGRM |
| 中文描述： | 4000/14000/40000 SERIES, TRIPLE 3-INPUT NOR GATE, CDIP14 |
| 封裝： | CERAMIC, DIP-14 |
| 文件頁(yè)數(shù)： | 1/7頁(yè) |
| 文件大?。?/td> | 321K |
| 代理商： | MC14025UBCL |
MOTOROLA CMOS LOGIC DATA
MC14001UB
18
#$ ! "!
The UB Series logic gates are constructed with P and N channel
enhancement mode devices in a single monolithic structure (Complemen-
tary MOS). Their primary use is where low power dissipation and/or high
noise immunity is desired. The UB set of CMOS gates are inverting
non–buffered functions.
Supply Voltage Range = 3.0 Vdc to 18 Vdc
Linear and Oscillator Applications
Capable of Driving Two Low–power TTL Loads or One Low–power
Schottky TTL Load Over the Rated Temperature Range
Double Diode Protection on All Inputs
Pin–for–Pin Replacements for Corresponding CD4000 Series UB Suffix
Devices
LOGIC DIAGRAMS
MC14001UB
Quad 2–Input
NOR Gate
MC14002UB
Dual 4–Input
NOR Gate
MC14011UB
Quad 2–Input
NAND Gate
MC14012UB
Dual 4–Input
NAND Gate
MC14023UB
Triple 3–Input
NAND Gate
MC14025UB
Triple 3–Input
NOR Gate
VDD = PIN 14
VSS = PIN 7
FOR ALL DEVICES
13
12
9
8
6
5
2
1
3
4
10
11
12
11
10
9
5
4
3
2
13
1
NC = 6, 8
13
12
9
8
6
5
2
1
3
4
10
11
12
11
10
9
5
4
3
2
13
1
NC = 6, 8
12
13
11
5
4
3
8
2
1
9
6
10
12
13
11
5
4
3
8
2
1
9
6
10
SEMICONDUCTOR TECHNICAL DATA
REV 3
1/94
##" "
# #" "
# #" "
# #" "
#" "
#" "
L SUFFIX
CERAMIC
CASE 632
ORDERING INFORMATION
MC14XXXUBCP
MC14XXXUBCL
MC14XXXUBD
TA = – 55
°
to 125
°
C for all packages.
Plastic
Ceramic
SOIC
P SUFFIX
PLASTIC
CASE 646
D SUFFIX
SOIC
CASE 751A
This device contains protection circuitry to
guard against damage due to high static
voltages or electric fields. However, pre-
cautions must be taken to avoid applications of
any voltage higher than maximum rated volt-
ages to this high–impedance circuit. For proper
operation, Vin and Vout should be constrained
to the range VSS
(Vin or Vout)
Unused inputs must always be tied to an
appropriate logic voltage level (e.g., either VSS
or VDD). Unused outputs must be left open.
VDD.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC14025UBCP | OSC 5V SMT 7X5 CMOS PROGRM |
| MC14025UBD | OSC 5V SMT 7X5 CMOS PROGRM |
| MC14002UBD | UB-Suffix Series COMS Gates |
| MC14012UBD | UB-Suffix Series COMS Gates |
| MC14001UBD | UB-Suffix Series COMS Gates |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC14025UBCP | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:UB-Suffix Series COMS Gates |
| MC14025UBD | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:UB-Suffix Series COMS Gates |
| MC14027 | 制造商:Panasonic Industrial Company 功能描述:IC |
| MC14027B | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Dual J-K Flip-Flop |
| MC14027B_05 | 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:Dual J−K Flip−Flop |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。