參數(shù)資料
型號: MC10H161FNR2
廠商: ON SEMICONDUCTOR
元件分類: 通用總線功能
英文描述: Binary to 1−8 Decoder (Low)
中文描述: 10H SERIES, OTHER DECODER/DRIVER, INVERTED OUTPUT, PQCC20
封裝: PLASTIC, LCC-20
文件頁數(shù): 1/7頁
文件大?。?/td> 169K
代理商: MC10H161FNR2
Semiconductor Components Industries, LLC, 2006
February, 2006
Rev. 7
1
Publication Order Number:
MC10H161/D
MC10H161
Binary to 18 Decoder
(Low)
Description
The MC10H161 provides parallel decoding of a three bit binary
word to one of eight lines. The MC10H161 is useful in high
speed
multiplexer/demultiplexer applications.
The MC10H161 is designed to decode a three bit input word to one
of eight output lines. The MC10H161 output will be low when
selected while all other output are high. The enable inputs, when either
or both are high, force all outputs high.
The MC10H161 is a true parallel decoder. This eliminates unequal
parallel path delay times found in other decoder designs. These
devices are ideally suited for multiplexer/demultiplexer applications.
Features
Propagation Delay, 1.0 ns Typical
Power Dissipation, 315 mW Typical (same as MECL 10K
)
Improved Noise Margin 150 mV (Over Operating Voltage and
Temperature Range)
Voltage Compensated
MECL 10K Compatible
Pb
Free Packages are Available*
LOGIC DIAGRAM
DIP PIN ASSIGNMENT
V
CC1
E0
Q3
Q2
Q1
Q0
A
V
EE
V
CC2
E1
C
Q4
Q5
Q6
Q7
B
16
15
14
13
12
11
10
9
1
2
3
4
5
6
7
8
V
CC1
= Pin 1
V
CC2
= Pin 16
V
EE
= Pin 8
E02
E115
A7
B9
C14
6Q0
5Q1
4Q2
3Q3
13Q4
12Q5
11Q6
10Q7
H
H
H
H
L
H
H
H
H
H
L
L
L
L
L
L
L
L
X
H
TRUTH TABLE
ENABLE
INPUTS
E1
INPUTS
C
B
OUTPUTS
L
L
L
L
L
L
L
L
H
X
L
L
L
L
H
H
H
H
X
X
L
L
H
H
L
L
H
H
X
X
L
H
L
H
L
H
L
H
X
X
L
H
H
H
H
H
H
H
H
H
H
L
H
H
H
H
H
H
H
H
H
H
L
H
H
H
H
H
H
H
H
H
H
L
H
H
H
H
H
H
H
H
H
H
H
L
H
H
H
H
H
H
H
H
H
H
L
H
H
H
H
H
H
H
H
H
H
L
H
H
Q4
E0
A Q0 Q1 Q2 Q3
Q5 Q6 Q7
Pin assignment is for Dual
in
Line
Package. For PLCC pin assignment, see
the Pin Conversion Tables on page 18 of
the ON Semiconductor MECL Data
Book (DL122/D).
*For additional information on our Pb
Free strategy and soldering details, please
download the ON Semiconductor Soldering and Mounting Techniques
Reference Manual, SOLDERRM/D.
CDIP
16
L SUFFIX
CASE 620A
MARKING DIAGRAMS*
PDIP
16
P SUFFIX
CASE 648
http://onsemi.com
*For additional marking information, refer to
Application Note AND8002/D.
See detailed ordering and shipping information in the package
dimensions section on page 4 of this data sheet.
ORDERING INFORMATION
SOEIAJ
16
CASE 966
16
1
16
1
MC10H161P
AWLYYWWG
1
16
MC10H161L
AWLYYWW
A
WL, L
YY, Y
WW, W = Work Week
G
= Pb
Free Package
= Assembly Location
= Wafer Lot
= Year
10H161
ALYWG
PLLC
20
FN SUFFIX
CASE 775
201
10H161G
AWLYYWW
1 20
相關(guān)PDF資料
PDF描述
MC10H161FNR2G Binary to 1−8 Decoder (Low)
MC10H161M Binary to 1−8 Decoder (Low)
MC10H172FNG Dual Binary to 1−4−Decoder (High)
MC10H172FNR2 Dual Binary to 1−4−Decoder (High)
MC10H172FNR2G Dual Binary to 1−4−Decoder (High)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC10H161FNR2G 功能描述:編碼器、解碼器、復(fù)用器和解復(fù)用器 Binary to 1-8 Decoder (Low) RoHS:否 制造商:Micrel 產(chǎn)品:Multiplexers 邏輯系列:CMOS 位數(shù): 線路數(shù)量(輸入/輸出):2 / 12 傳播延遲時間:350 ps, 400 ps 電源電壓-最大:2.625 V, 3.6 V 電源電壓-最小:2.375 V, 3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-44 封裝:Tray
MC10H161L 功能描述:編碼器、解碼器、復(fù)用器和解復(fù)用器 Binary to 1-8 RoHS:否 制造商:Micrel 產(chǎn)品:Multiplexers 邏輯系列:CMOS 位數(shù): 線路數(shù)量(輸入/輸出):2 / 12 傳播延遲時間:350 ps, 400 ps 電源電壓-最大:2.625 V, 3.6 V 電源電壓-最小:2.375 V, 3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-44 封裝:Tray
MC10H161LDS 制造商:Motorola Inc 功能描述:Demultiplexer/Decoder, 3 To 8 Line, 16 Pin, Ceramic, DIP
MC10H161M 功能描述:編碼器、解碼器、復(fù)用器和解復(fù)用器 Binary to 1-8 RoHS:否 制造商:Micrel 產(chǎn)品:Multiplexers 邏輯系列:CMOS 位數(shù): 線路數(shù)量(輸入/輸出):2 / 12 傳播延遲時間:350 ps, 400 ps 電源電壓-最大:2.625 V, 3.6 V 電源電壓-最小:2.375 V, 3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-44 封裝:Tray
MC10H161MEL 功能描述:編碼器、解碼器、復(fù)用器和解復(fù)用器 Binary to 1-8 RoHS:否 制造商:Micrel 產(chǎn)品:Multiplexers 邏輯系列:CMOS 位數(shù): 線路數(shù)量(輸入/輸出):2 / 12 傳播延遲時間:350 ps, 400 ps 電源電壓-最大:2.625 V, 3.6 V 電源電壓-最小:2.375 V, 3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-44 封裝:Tray