- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄8337 > MC10EP52MNR4G (ON Semiconductor)IC FLIP FLOP ECL DATA/CLK D 8DFN PDF資料下載
參數(shù)資料
| 型號： | MC10EP52MNR4G |
| 廠商： | ON Semiconductor |
| 文件頁數(shù)： | 1/12頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC FLIP FLOP ECL DATA/CLK D 8DFN |
| 標(biāo)準(zhǔn)包裝： | 1,000 |
| 系列： | 10EP |
| 功能： | 標(biāo)準(zhǔn) |
| 類型： | D 型 |
| 輸出類型： | 差分 |
| 元件數(shù)： | 1 |
| 每個元件的位元數(shù)： | 1 |
| 頻率 - 時鐘： | 3GHz |
| 延遲時間 - 傳輸： | 330ps |
| 觸發(fā)器類型： | 正邊沿 |
| 電源電壓： | 3 V ~ 5.5 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 8-VFDFN 裸露焊盤 |
| 包裝： | 帶卷 (TR) |
Semiconductor Components Industries, LLC, 2008
August, 2008 Rev. 7
1
Publication Order Number:
MC10EP52/D
MC10EP52, MC100EP52
3.3V / 5VECL Differential
Data and Clock D Flip-Flop
Description
The MC10EP/100EP52 is a differential data, differential clock D
flipflop. The device is pin and functionally equivalent to the EL52
device.
Data enters the master portion of the flipflop when the clock is
LOW and is transferred to the slave, and thus the outputs, upon a
positive transition of the clock. The differential clock inputs of the
EP52 allow the device to also be used as a negative edge triggered
device.
The EP52 employs input clamping circuitry so that under open input
conditions (pulled down to VEE) the outputs of the device will remain
stable.
The 100 Series contains temperature compensation.
Features
330 ps Typical Propagation Delay
Maximum Frequency u 4 GHz Typical
PECL Mode: VCC = 3.0 V to 5.5 V with VEE = 0 V
NECL Mode: VCC = 0 V with VEE = 3.0 V to 5.5 V
Open Input Default State
Safety Clamp on Inputs
Q Output Will Default LOW with Inputs Open or at VEE
PbFree Packages are Available
*For additional marking information, refer to
Application Note AND8002/D.
H
= MC10
A = Assembly Location
K
= MC100 L
= Wafer Lot
5T
= MC10
Y = Year
3O = MC100 W = Work Week
M = Date Code
G
= PbFree Package
(Note: Microdot may be in either location)
ALYWG
G
HP52
ALYWG
G
KP52
MARKING
DIAGRAMS*
SOIC8
D SUFFIX
CASE 751
TSSOP8
DT SUFFIX
CASE 948R
1
8
1
8
1
8
http://onsemi.com
1
8
HEP52
ALYW
G
1
8
KEP52
ALYW
G
1
8
DFN8
MN SUFFIX
CASE 506AA
5T
M
G
14
3OM
G
14
See detailed ordering and shipping information in the package
dimensions section on page 8 of this data sheet.
ORDERING INFORMATION
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC10EP51MNR4G | IC FLIP FLOP ECL D RST/CLK 8-DFN |
| RTD-2409 | CONV DC/DC 2W 24VIN +/-09VOUT |
| MC100EP52MNR4G | IC FLIP FLOP ECL DATA/CLK D 8DFN |
| VI-21W-MV-F3 | CONVERTER MOD DC/DC 5.8V 150W |
| RTD-2405-R | CONV DC/DC 2W 24VIN +/-05VOUT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC10EP56DT | 功能描述:編碼器、解碼器、復(fù)用器和解復(fù)用器 3.3V/5V ECL Dual RoHS:否 制造商:Micrel 產(chǎn)品:Multiplexers 邏輯系列:CMOS 位數(shù): 線路數(shù)量（輸入/輸出）:2 / 12 傳播延遲時間:350 ps, 400 ps 電源電壓-最大:2.625 V, 3.6 V 電源電壓-最小:2.375 V, 3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-44 封裝:Tray |
| MC10EP56DTG | 功能描述:編碼器、解碼器、復(fù)用器和解復(fù)用器 3.3V/5V ECL Dual Diff 2:1 Mux RoHS:否 制造商:Micrel 產(chǎn)品:Multiplexers 邏輯系列:CMOS 位數(shù): 線路數(shù)量（輸入/輸出）:2 / 12 傳播延遲時間:350 ps, 400 ps 電源電壓-最大:2.625 V, 3.6 V 電源電壓-最小:2.375 V, 3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-44 封裝:Tray |
| MC10EP56DTR2 | 功能描述:編碼器、解碼器、復(fù)用器和解復(fù)用器 3.3V/5V ECL Dual RoHS:否 制造商:Micrel 產(chǎn)品:Multiplexers 邏輯系列:CMOS 位數(shù): 線路數(shù)量（輸入/輸出）:2 / 12 傳播延遲時間:350 ps, 400 ps 電源電壓-最大:2.625 V, 3.6 V 電源電壓-最小:2.375 V, 3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-44 封裝:Tray |
| MC10EP56DTR2G | 功能描述:編碼器、解碼器、復(fù)用器和解復(fù)用器 3.3V/5V ECL Dual Diff 2:1 Mux RoHS:否 制造商:Micrel 產(chǎn)品:Multiplexers 邏輯系列:CMOS 位數(shù): 線路數(shù)量（輸入/輸出）:2 / 12 傳播延遲時間:350 ps, 400 ps 電源電壓-最大:2.625 V, 3.6 V 電源電壓-最小:2.375 V, 3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-44 封裝:Tray |
| MC10EP56MNG | 功能描述:編碼器、解碼器、復(fù)用器和解復(fù)用器 BBG ECL MLTPLXR DIFF RoHS:否 制造商:Micrel 產(chǎn)品:Multiplexers 邏輯系列:CMOS 位數(shù): 線路數(shù)量（輸入/輸出）:2 / 12 傳播延遲時間:350 ps, 400 ps 電源電壓-最大:2.625 V, 3.6 V 電源電壓-最小:2.375 V, 3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-44 封裝:Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。