- 鎮ㄧ従(xi脿n)鍦ㄧ殑浣嶇疆锛�璨疯常IC缍�(w菐ng) > PDF鐩寗8045 > MC10E016FN (ON Semiconductor)IC COUNTER 8BIT SYNC ECL 28PLCC PDF璩囨枡涓嬭級
鍙冩暩(sh霉)璩囨枡
| 鍨嬭櫉锛� | MC10E016FN |
| 寤犲晢锛� | ON Semiconductor |
| 鏂囦欢闋佹暩(sh霉)锛� | 5/12闋� |
| 鏂囦欢澶�?銆�?/td> | 0K |
| 鎻忚堪锛� | IC COUNTER 8BIT SYNC ECL 28PLCC |
| 鐢�(ch菐n)鍝佽畩鍖栭€氬憡锛� | Product Discontinuation 07/Oct/2008 |
| 妯�(bi膩o)婧�(zh菙n)鍖呰锛� | 37 |
| 绯诲垪锛� | 10E |
| 閭忚集椤炲瀷锛� | 浜岄€�(j矛n)鍒惰▓鏁�(sh霉)鍣� |
| 鏂瑰悜锛� | 涓� |
| 鍏冧欢鏁�(sh霉)锛� | 1 |
| 姣忓€嬪厓浠剁殑浣嶅厓鏁�(sh霉)锛� | 8 |
| 寰�(f霉)浣嶏細 | 鐣版 |
| 瑷堟檪锛� | 鍚屾 |
| 瑷堟暩(sh霉)閫熺巼锛� | 900MHz |
| 瑙哥櫦(f膩)鍣ㄩ鍨嬶細 | 姝ｉ倞娌� |
| 闆绘簮闆诲锛� | 4.2 V ~ 5.7 V |
| 宸ヤ綔婧害锛� | 0°C ~ 85°C |
| 瀹夎椤炲瀷锛� | 琛ㄩ潰璨艰 |
| 灏佽/澶栨锛� | 28-LCC锛圝 褰㈠紩绶氾級 |
| 渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁濓細 | 28-PLCC锛�11.51x11.51锛� |
| 鍖呰锛� | 绠′欢 |
| 鍏跺畠鍚嶇ū锛� | MC10E016FNOS |
MC10E016, MC100E016
http://onsemi.com
2
1
MR
CLK
TCLD
VEE
NC
P0
P1
26
27
28
2
3
4
25
24
23
22
21
20
1
9 18
17
16
15
14
13
12
11
567
89
10
PE CE
P7 P6 P5 VCCO TC
Q7
Q6
VCC
Q5
Q4
Q3
P2 P3 P4 VCCO Q0 Q1
Q2
VCCO
Figure 1. 28Lead Pinout Assignment (Top View)
All VCC and VCCO pins are tied together on the die.
Warning: All VCC, VCCO, and VEE pins must be externally
connected to Power Supply to guarantee proper operation.
Table 1. PIN DESCRIPTION
PIN
FUNCTION
P0 P7
Q0 Q7
CE
PE
MR
CLK
TC
TCLD
NC
VCC, VCCO
VEE
ECL Parallel Data (Preset) Inputs
ECL Data Outputs
ECL Count Enable Control Input
ECL Parallel Load Enable Control Input
ECL Master Reset
ECL Clock
ECL Terminal Count Output
ECL TCLoad Control Input
No Connect
Positive Supply
Negative Supply
Figure 2. 8Bit Binary Counter Logic Counter
Note that this diagram is provided for understanding of
logic operation only. It should not be used for propagation
delays as many gate functions are achieved internally
without incurring a full gate delay.
P1
SLAVE
MASTER
5
TC
Q1
Q0
P7
Q6
Q5
Q4
Q3
Q2
Q1
CE
Q0
BIT 1
CE
Q0
Q0M
BIT 0
PE
TCLD
CE
PO
MR
CLK
BIT 7
BITS 26
Q7
Table 2. FUNCTION TABLE
FUNCTION
CE
PE
TCLD MR
CLK
Load Parallel (Pn to Qn)
X
L
X
L
Z
Continuous Count
L
H
L
Z
Count; Load Parallel on TC = LOW
L
H
L
Z
Hold
H
X
L
Z
Masters Respond, Slaves Hold
X
L
ZZ
Reset (Qn : = LOW, TC : = HIGH)
X
H
X
Z = clock pulse (low to high);
ZZ = clock pulse (high to low)
鐩搁棞(gu膩n)PDF璩囨枡 |
PDF鎻忚堪 |
|---|---|
| MC74ACT08N | IC GATE AND QUAD TTL 2INP 14DIP |
| MC10H016FN | IC COUNTER 4BIT BINARY 20PLCC |
| MC100E016FN | IC COUNTER 8BIT SYNC ECL 28PLCC |
| MC74HC4040ADR2 | IC COUNTER RIPPLE 12STAGE 16SOIC |
| MC14040BDR2 | IC COUNTER 12BIT CMOS 16SOIC |
鐩搁棞(gu膩n)浠ｇ悊鍟�/鎶€琛�(sh霉)鍙冩暩(sh霉) |
鍙冩暩(sh霉)鎻忚堪 |
|---|---|
| MC10E016FNG | 鍔熻兘鎻忚堪:瑷堟暩(sh霉)鍣ㄧЩ浣嶅瘎瀛樺櫒 5V ECL 8-Bit Binary Up Synchronous RoHS:鍚� 鍒堕€犲晢:Texas Instruments 瑷堟暩(sh霉)鍣ㄩ鍨�: 瑷堟暩(sh霉)闋嗗簭:Serial to Serial/Parallel 闆昏矾鏁�(sh霉)閲�:1 灏佽 / 绠遍珨:SOIC-20 Wide 閭忚集绯诲垪: 閭忚集椤炲瀷: 杓稿叆绶氳矾鏁�(sh霉)閲�:1 杓稿嚭椤炲瀷:Open Drain 鍌虫挱寤堕伈鏅傞枔:650 ns 鏈€澶у伐浣滄韩搴�:+ 125 C 鏈€灏忓伐浣滄韩搴�:- 40 C 灏佽:Reel |
| MC10E016FNG | 鍒堕€犲晢:ON Semiconductor 鍔熻兘鎻忚堪:Binary Counter Logic IC |
| MC10E016FNR2 | 鍔熻兘鎻忚堪:瑷堟暩(sh霉)鍣ㄧЩ浣嶅瘎瀛樺櫒 5V ECL 8-Bit Binary RoHS:鍚� 鍒堕€犲晢:Texas Instruments 瑷堟暩(sh霉)鍣ㄩ鍨�: 瑷堟暩(sh霉)闋嗗簭:Serial to Serial/Parallel 闆昏矾鏁�(sh霉)閲�:1 灏佽 / 绠遍珨:SOIC-20 Wide 閭忚集绯诲垪: 閭忚集椤炲瀷: 杓稿叆绶氳矾鏁�(sh霉)閲�:1 杓稿嚭椤炲瀷:Open Drain 鍌虫挱寤堕伈鏅傞枔:650 ns 鏈€澶у伐浣滄韩搴�:+ 125 C 鏈€灏忓伐浣滄韩搴�:- 40 C 灏佽:Reel |
| MC10E016FNR2G | 鍔熻兘鎻忚堪:瑷堟暩(sh霉)鍣� IC 5V ECL 8-Bit Binary Up Synchronous RoHS:鍚� 鍒堕€犲晢:NXP Semiconductors 瑷堟暩(sh霉)鍣ㄩ鍨�:Binary Counters 閭忚集绯诲垪:74LV 浣嶆暩(sh霉):10 瑷堟暩(sh霉)娉�: 瑷堟暩(sh霉)闋嗗簭: 宸ヤ綔闆绘簮闆诲:1 V to 5.5 V 宸ヤ綔婧害鑼冨湇:- 40 C to + 125 C 灏佽 / 绠遍珨:SOT-109 灏佽:Reel |
| MC10E101 E27G WAF | 鍒堕€犲晢:ON Semiconductor 鍔熻兘鎻忚堪: |
鐧�(f膩)甯冪穵鎬ラ噰璩�锛�3鍒嗛悩宸﹀彸鎮ㄥ皣寰楀埌鍥炲京(f霉)銆�
