- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄26793 > MC10210FN (ON SEMICONDUCTOR) 10K SERIES, DUAL 3-INPUT OR GATE, PQCC20 PDF資料下載
參數(shù)資料
| 型號(hào)： | MC10210FN |
| 廠商： | ON SEMICONDUCTOR |
| 元件分類(lèi)： | 門(mén)電路 |
| 英文描述： | 10K SERIES, DUAL 3-INPUT OR GATE, PQCC20 |
| 封裝： | PLASTIC, LCC-20 |
| 文件頁(yè)數(shù)： | 1/3頁(yè) |
| 文件大小： | 47K |
| 代理商： | MC10210FN |
Semiconductor Components Industries, LLC, 2000
March, 2000 – Rev. 6
420
Publication Order Number:
MC10210/D
MC10210
Dual 3-Input/3-Output OR
Gate
The MC10210 is designed to drive up to six transmission lines
simul– taneously. The multiple outputs of this device also allow the
wire “OR”–ing of several levels of gating for minimization of gate and
package count.
The ability to control three parallel lines with minimum propagation
delay from a single point makes the MC10210 particularly useful in
clock distribution applications where minimum clock skew is desired.
PD = 160 mW typ/pkg (No Loads)
tpd = 1.5 ns typ (All Output Loaded)
tr, tf = 1.5 ns typ (20%–80%)
DIP
PIN ASSIGNMENT
VCC1
AOUT
AIN
VEE
VCC2
VCC1
BOUT
BIN
16
15
14
13
12
11
10
9
1
2
3
4
5
6
7
8
Pin assignment is for Dual–in–Line Package.
For PLCC pin assignment, see the Pin Conversion Tables on page 18.
LOGIC DIAGRAM
VCC1 = PIN 1, 15
VCC2 = PIN 16
VEE = PIN 8
12
11
10
9
13
14
2
7
6
5
3
4
http://onsemi.com
Device
Package
Shipping
ORDERING INFORMATION
MC10210L
CDIP–16
25 Units / Rail
MC10210P
PDIP–16
25 Units / Rail
MC10210FN
PLCC–20
46 Units / Rail
MARKING
DIAGRAMS
1
16
A
= Assembly Location
WL = Wafer Lot
YY = Year
WW = Work Week
CDIP–16
L SUFFIX
CASE 620
MC10210L
AWLYYWW
PDIP–16
P SUFFIX
CASE 648
PLCC–20
FN SUFFIX
CASE 775
10210
AWLYYWW
1
16
MC10210P
AWLYYWW
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC10531L | MC10 SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, CDIP16 |
| MC10E136FNR2 | 10E SERIES, SYN POSITIVE EDGE TRIGGERED 6-BIT BIDIRECTIONAL BINARY COUNTER, PQCC28 |
| MC100E136FNR2 | 100E SERIES, SYN POSITIVE EDGE TRIGGERED 6-BIT BIDIRECTIONAL BINARY COUNTER, PQCC28 |
| MC10E151FNR2 | 10E SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PQCC28 |
| MC100E151FNR2 | 100E SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PQCC28 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC10210LDS | 制造商:Motorola Inc 功能描述: |
| MC10210P | 制造商:Motorola Inc 功能描述: 制造商:MOT 81+ 功能描述:Logic Circuit, Dual 3-Input OR, 16 Pin, Plastic, DIP 制造商:Motorola Inc 功能描述:Logic Circuit, Dual 3-Input OR, 16 Pin, Plastic, DIP |
| MC10211FNR2 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| MC10211L | 制造商:MOT 85 功能描述:Logic Circuit, Dual 3-Input NOR, 16 Pin, Ceramic, DIP 制造商:Motorola Inc 功能描述:Logic Circuit, Dual 3-Input NOR, 16 Pin, Ceramic, DIP |
| MC10211LD | 制造商:Motorola Inc 功能描述:Logic Circuit, Dual 3-Input NOR, 16 Pin, Ceramic, DIP |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。