參數(shù)資料
型號: MC10131FN
廠商: MOTOROLA INC
元件分類: 通用總線功能
英文描述: Parallel-Load 8-Bit Shift Registers 16-CDIP -55 to 125
中文描述: 10K SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PQCC20
封裝: PLASTIC, LCC-20
文件頁數(shù): 3/5頁
文件大?。?/td> 111K
代理商: MC10131FN
MC10131
MOTOROLA
MECL Data
DL122 — Rev 6
3–10
ELECTRICAL CHARACTERISTICS
(continued)
TEST VOLTAGE VALUES
(Volts)
@ Test Temperature
VIHmax
–0.890
VILmin
–1.890
VIHAmin
–1.205
VILAmax
–1.500
VEE
–5.2
–30
°
C
+25
°
C
–0.810
–1.850
–1.105
–1.475
–5.2
+85
°
C
–0.700
–1.825
–1.035
–1.440
–5.2
Pin
Under
Test
TEST VOLTAGE APPLIED TO PINS LISTED BELOW
(VCC)
Gnd
Characteristic
Symbol
VIHmax
VILmin
VIHAmin
VILAmax
VEE
8
Power Supply Drain Current
IE
IinH
8
1, 16
Input Current
4
5
6
7
9
4
5
6
7
9
8
8
8
8
8
1, 16
1, 16
1, 16
1, 16
1, 16
IinL
4, 5*
6, 7, 9*
*
*
8
8
1, 16
1, 16
Output Voltage
Logic 1
VOH
2
2
5
7
8
8
1, 16
1, 16
Output Voltage
Logic 0
VOL
2
3
5
7
8
8
1, 16
1, 16
Threshold Voltage
Logic 1
VOHA
2
2
5
7
9
8
8
1, 16
1, 16
Threshold Voltage
Logic 0
VOLA
2
3
5
7
9
8
8
1, 16
1, 16
Switching Times
Clock Input
(50
Load)
+1.11Vdc
Pulse In
Pulse Out
–3.2 V
+2.0 V
Propagation Delay
t9+2–
t9+2+
t6+2+
t6+2–
t2+
t2–
2
2
2
2
7
7
9
9
6
6
2
2
2
2
8
8
8
8
1, 16
1, 16
1, 16
1, 16
Rise Time
(20 to 80%)
2
7
9
2
8
1, 16
Fall Time
(20 to 80%)
2
9
2
8
1, 16
Set Input
Propagation Delay
t5+2+
t12+15+
t5+3–
t12+14–
2
15
3
14
6
9
5
12
5
12
2
15
3
14
8
8
8
8
1, 16
1, 16
1, 16
1, 16
Reset Input
Propagation Delay
t4+2–
t13+15–
t4+3–
t13+14+
2
15
3
14
6
9
4
13
4
13
2
15
3
14
8
8
8
8
1, 16
1, 16
1, 16
1, 16
Setup Time
tsetup
7
6, 7
2
8
1, 16
Hold Time
thold
7
6, 7
2
8
1, 16
Toggle Frequency (Max)
ftog
2
6
2
8
1, 16
* Individually test each input applying VIH or VIL to input under test.
Output level to be measured after a clock pulse has been applied to the CE Input (Pin 6)
VIHmax
VILmin
Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been
established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained.
Outputs are terminated through a 50–ohm resistor to –2.0 volts. Test procedures are shown for only one gate. The other gates are tested in the
same manner.
相關(guān)PDF資料
PDF描述
MC10131 Parallel-Load 8-Bit Shift Registers 16-CFP -55 to 125
MC10131L Parallel-Load 8-Bit Shift Registers 16-CDIP -55 to 125
MC10131P Parallel-Load 8-Bit Shift Registers 16-CFP -55 to 125
MC10133L Hex Buffers/Drivers With Open-Collector High-Voltage Outputs 14-CDIP -55 to 125
MC10133 Quad Latch
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC10131FN WAF 制造商:ON Semiconductor 功能描述:
MC10131FNR2 制造商:ON Semiconductor 功能描述:Flip Flop D-Master-Slave Type Pos-Edge 1-Element 20-Pin PLLC T/R 制造商:Rochester Electronics LLC 功能描述:- Bulk
MC10131L 制造商:ON Semiconductor 功能描述:Flip Flop D-Master-Slave Type Pos-Edge 1-Element 16-Pin CDIP Rail
MC10131P 制造商:ON Semiconductor 功能描述:Flip Flop D-Master-Slave Type Pos-Edge 1-Element 16-Pin PDIP Rail
MC10133L 制造商:ON Semiconductor 功能描述: