- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄2093 > MC100LVE310FNR2 (ON Semiconductor)IC CLK BUFF MUX 2:8 1GHZ 28-PLCC PDF資料下載
參數(shù)資料
| 型號(hào)： | MC100LVE310FNR2 |
| 廠商： | ON Semiconductor |
| 文件頁(yè)數(shù)： | 1/7頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC CLK BUFF MUX 2:8 1GHZ 28-PLCC |
| 產(chǎn)品變化通告： | Product Discontinuation 07/Oct/2008 |
| 標(biāo)準(zhǔn)包裝： | 500 |
| 系列： | 100LVE |
| 類型： | 扇出緩沖器（分配），多路復(fù)用器 |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 2:8 |
| 差分 - 輸入:輸出： | 是/是 |
| 輸入： | LVECL，LVPECL |
| 輸出： | LVECL，LVPECL |
| 頻率 - 最大： | 1GHz |
| 電源電壓： | 3 V ~ 3.8 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 28-LCC（J 形引線） |
| 供應(yīng)商設(shè)備封裝： | 28-PLCC（11.51x11.51） |
| 包裝： | 帶卷 (TR) |
| 其它名稱： | MC100LVE310FNR2OS |
Semiconductor Components Industries, LLC, 2007
October, 2007 - Rev. 5
1
Publication Order Number:
MC100LVE310/D
MC100LVE310
3.3VECL 2:8 Differential
Fanout Buffer
Description
The MC100LVE310 is a low voltage, low skew 2:8 differential ECL
fanout buffer designed with clock distribution in mind. The device
features fully differential clock paths to minimize both device and
system skew. The LVE310 offers two selectable clock inputs to allow
for redundant or test clocks to be incorporated into the system clock
trees.
To ensure that the tight skew specification is met it is necessary that
both sides of the differential output are terminated into 50
W, even if
only one side is being used. In most applications all eight differential
pairs will be used and therefore terminated. In the case where fewer
than eight pairs are used it is necessary to terminate at least the output
pairs adjacent to the output pair being used in order to maintain
minimum skew. Failure to follow this guideline will result in small
degradations of propagation delay (on the order of 10 - 20 ps) of the
outputs being used, while not catastrophic to most designs this will
result in an increase in skew. Note that the package corners isolate
outputs from one another such that the guideline expressed above
holds only for outputs on the same side of the package.
The MC100LVE310, as with most ECL devices, can be operated
from a positive VCC supply in LVPECL mode. This allows the
LVE310 to be used for high performance clock distribution in +3.3 V
systems. Designers can take advantage of the LVE310's performance
to distribute low skew clocks across the backplane or the board. In a
PECL environment series or Thevenin line terminations are typically
used as they require no additional power supplies, if parallel
termination is desired a terminating voltage of VCC - 2.0 V will need
to be provided. For more information on using PECL, designers
should refer to Application Note AN1406/D.
The VBB pin, an internally generated voltage supply, is available to
this device only. For single‐ended input conditions, the unused
differential input is connected to VBB as a switching reference voltage.
VBB may also rebias AC coupled inputs. When used, decouple VBB
and VCC via a 0.01
mF capacitor and limit current sourcing or sinking
to 0.5 mA. When not used, VBB should be left open.
Features
200 ps Part-to-Part Skew
50 ps Output-to-Output Skew
PECL Mode Operating Range:
VCC = 3.0 V to 3.8 V with VEE = 0 V
NECL Mode Operating Range:
VCC = 0 V with VEE = -3.0 V to -3.8 V
Q Output will Default LOW with All Inputs Open or
at VEE
The 100 Series Contains Temperature Compensation
Pb-Free Packages are Available*
*For additional information on our Pb-Free strategy and soldering details, please
download the ON Semiconductor Soldering and Mounting Techniques
Reference Manual, SOLDERRM/D.
MARKING DIAGRAM*
A
= Assembly Location
WL
= Wafer Lot
YY
= Year
WW
= Work Week
G
= Pb-Free Package
PLCC-28
FN SUFFIX
CASE 776
MC100LVE310G
AWLYYWW
1
http://onsemi.com
*For additional marking information, refer to
Application Note AND8002/D.
See detailed ordering and shipping information in the package
dimensions section on page 5 of this data sheet.
ORDERING INFORMATION
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC100LVEL01DTR2 | IC GATE OR/NOR ECL 4INPUT 8TSSOP |
| MC100LVEL05DTR2 | IC GATE AND/NAND ECL 2INP 8TSSOP |
| MC100LVEL13DWR2G | IC CLOCK BUFFER 1:3 1GHZ 20-SOIC |
| MC100LVEL16DTG | IC RECEIVER ECL DIFF 3.3V 8TSSOP |
| MC100LVEL17DWG | IC RCVR DFF QUAD ECL 3.3V 20SOIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC100LVE310FNR2G | 功能描述:時(shí)鐘驅(qū)動(dòng)器及分配 3.3V ECL 2:8 Diff Fanout Buffer RoHS:否 制造商:Micrel 乘法/除法因子:1:4 輸出類型:Differential 最大輸出頻率:4.2 GHz 電源電壓-最大: 電源電壓-最小:5 V 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-8 封裝:Reel |
| MC100LVEL01D | 功能描述:邏輯門 3.3V ECL 4-Input RoHS:否 制造商:Texas Instruments 產(chǎn)品:OR 邏輯系列:LVC 柵極數(shù)量:2 線路數(shù)量（輸入/輸出）:2 / 1 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 傳播延遲時(shí)間:3.8 ns 電源電壓-最大:5.5 V 電源電壓-最小:1.65 V 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DCU-8 封裝:Reel |
| MC100LVEL01DG | 功能描述:邏輯門 3.3V ECL 4-Input OR/NOR RoHS:否 制造商:Texas Instruments 產(chǎn)品:OR 邏輯系列:LVC 柵極數(shù)量:2 線路數(shù)量（輸入/輸出）:2 / 1 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 傳播延遲時(shí)間:3.8 ns 電源電壓-最大:5.5 V 電源電壓-最小:1.65 V 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DCU-8 封裝:Reel |
| MC100LVEL01DR2 | 功能描述:邏輯門 3.3V ECL 4-Input RoHS:否 制造商:Texas Instruments 產(chǎn)品:OR 邏輯系列:LVC 柵極數(shù)量:2 線路數(shù)量（輸入/輸出）:2 / 1 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 傳播延遲時(shí)間:3.8 ns 電源電壓-最大:5.5 V 電源電壓-最小:1.65 V 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DCU-8 封裝:Reel |
| MC100LVEL01DR2G | 功能描述:邏輯門 3.3V ECL 4-Input OR/NOR RoHS:否 制造商:Texas Instruments 產(chǎn)品:OR 邏輯系列:LVC 柵極數(shù)量:2 線路數(shù)量（輸入/輸出）:2 / 1 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 傳播延遲時(shí)間:3.8 ns 電源電壓-最大:5.5 V 電源電壓-最小:1.65 V 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DCU-8 封裝:Reel |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。