參數(shù)資料
型號(hào): MC100H644FN
廠商: MOTOROLA INC
元件分類: 時(shí)鐘及定時(shí)
英文描述: 68030/040 PECL-TTL CLOCK DRIVER
中文描述: 100H SERIES, LOW SKEW CLOCK DRIVER, 4 TRUE OUTPUT(S), 2 INVERTED OUTPUT(S), PQCC20
封裝: PLASTIC, LCC-20
文件頁(yè)數(shù): 1/5頁(yè)
文件大小: 85K
代理商: MC100H644FN
SEMICONDUCTOR TECHNICAL DATA
Motorola, Inc. 1995
2–1
11/93
REV 3
The MC10H/100H644 generates the necessary clocks for the 68030,
68040 and similar microprocessors. The device is functionally equivalent
to the H640, but with fewer outputs in a smaller outline 20–lead PLCC
package. It is guaranteed to meet the clock specifications required by the
68030 and 68040 in terms of part–to–part skew, within–part skew and
also duty cycle skew.
Generates Clocks for 68030/040
Meets 68030/040 Skew Requirements
TTL or PECL Input Clock
Extra TTL and ECL Power/Ground Pins
Within Device Skew on Similar Paths is 0.5 ns
Asynchronous Reset
Single +5.0V Supply
The user has a choice of using either TTL or PECL (ECL referenced to
+5.0V) for the input clock. TTL clocks are typically used in present MPU
systems. However, as clock speeds increase to 50MHz and beyond, the
inherent superiority of ECL (particularly differential ECL) as a means of
clock signal distribution becomes increasingly evident. The H644 also
uses differential ECL internally to achieve its superior skew characteristic.
The H644 includes divide–by–two and divide–by–four stages, both to
achieve the necessary duty cycle and skew to generate MPU clocks as required. A typical 50MHz processor application would
use an input clock running at 100MHz, thus obtaining output clocks at 50MHz and 25MHz (see Logic Symbol).
The 10H version is compatible with MECL 10H
ECL logic levels, while the 100H version is compatible with 100K levels
(referenced to +5.0V).
Function
Reset (R):LOW on RESET forces all Q outputs LOW and all Q outputs HIGH.
Synchronized Outputs: The device is designed to have the POS edges of the
÷
2 and
÷
4 outputs synchronized.
Select (SEL):LOW selects the ECL input source (DE/DE). HIGH selects the TTL input source (DT).
The H644 also contains circuitry to force a stable state of the ECL input differential pair, should both sides be left open. In this
case, the DE side of the input is pulled LOW, and DE goes HIGH.
GT
Q3
GT
Q2
GT
Q4
VT
Q5
GT
R
VE
DE
VBB
DE
GE
Q1
VT
Q0
SEL
DT
19
18
13
17
16
15
14
12
11
10
9
4
5
6
7
8
20
1
2
3
Pinout: 20–Lead PLCC
(Top View)
MECL 10H is a trademark of Motorola, Inc.
68030/040
PECL–TTL CLOCK
DRIVER
FN SUFFIX
PLASTIC PACKAGE
CASE 775–02
相關(guān)PDF資料
PDF描述
MC10H644 68030/040 PECL-TTL CLOCK DRIVER
MC10H644FN 68030/040 PECL-TTL CLOCK DRIVER
MC100H646FN PENTIUM MICROPROCESSOR PECL/TTL-TTL CLOCK DRIVER
MC10H646FN PENTIUM MICROPROCESSOR PECL/TTL-TTL CLOCK DRIVER
MC100LVE164FA LOW VOLTAGE 16:1 MULTIPLEXER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC100H646FN 功能描述:時(shí)鐘驅(qū)動(dòng)器及分配 5V PECL to TTL 1:8 RoHS:否 制造商:Micrel 乘法/除法因子:1:4 輸出類型:Differential 最大輸出頻率:4.2 GHz 電源電壓-最大: 電源電壓-最小:5 V 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-8 封裝:Reel
MC100H646FNG 功能描述:時(shí)鐘驅(qū)動(dòng)器及分配 5V PECL to TTL 1:8 Clock Driver RoHS:否 制造商:Micrel 乘法/除法因子:1:4 輸出類型:Differential 最大輸出頻率:4.2 GHz 電源電壓-最大: 電源電壓-最小:5 V 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-8 封裝:Reel
MC100H646FNR2 功能描述:時(shí)鐘驅(qū)動(dòng)器及分配 5V PECL to TTL 1:8 RoHS:否 制造商:Micrel 乘法/除法因子:1:4 輸出類型:Differential 最大輸出頻率:4.2 GHz 電源電壓-最大: 電源電壓-最小:5 V 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-8 封裝:Reel
MC100H646FNR2G 功能描述:時(shí)鐘驅(qū)動(dòng)器及分配 5V PECL to TTL 1:8 Clock Driver RoHS:否 制造商:Micrel 乘法/除法因子:1:4 輸出類型:Differential 最大輸出頻率:4.2 GHz 電源電壓-最大: 電源電壓-最小:5 V 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-8 封裝:Reel
MC100H680FN 功能描述:總線收發(fā)器 4-Bit Diff ECL / TTL RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時(shí)間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel