參數(shù)資料
型號: MC100ES6056EJ
廠商: IDT, Integrated Device Technology Inc
文件頁數(shù): 1/10頁
文件大?。?/td> 0K
描述: IC CLOCK MUX 2:1 3GHZ 20-TSSOP
標(biāo)準(zhǔn)包裝: 74
系列: 100ES
類型: 多路復(fù)用器
電路數(shù): 2
比率 - 輸入:輸出: 2:1
差分 - 輸入:輸出: 是/是
輸入: ECL,LVDS,PECL
輸出: ECL,LVDS,PECL
頻率 - 最大: 3GHz
電源電壓: ±2.375 V ~ 3.8 V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 20-TSSOP(0.173",4.40mm 寬)
供應(yīng)商設(shè)備封裝: 20-TSSOP
包裝: 管件
DATASHEET
2.5V, 3.3V ECL/LVPECL/LVDS Dual
Differential 2:1 Multiplexer
MC100ES6056
NRND
MC100ES6056 REVISION 6 FEBRUARY 26, 2013
1
2013 Integrated Device Technology, Inc.
The MC100ES6056 is a dual, fully differential 2:1 multiplexer. The differential data path
makes the device ideal for multiplexing low skew clock or other skew sensitive signals.
Multiple VBB pins are provided.
The VBB pin, an internally generated voltage supply, is available to this device only. For
single-ended input conditions, the unused differential input is connected to VBB as a
switching reference voltage. VBB may also rebias AC coupled inputs. When used,
decouple VBB and VCC via a 0.01 F capacitor and limit current sourcing or sinking to 0.5
mA. When not used, VBB should be left open.
The device features both individual and common select inputs to address both data
path and random logic applications.
The 100ES Series contains temperature compensation.
Features
360 ps Typical Propagation Delays
Maximum Frequency > 3 GHz Typical
PECL Mode Operating Range: VCC = 2.375 V to 3.8 V with VEE = 0 V
ECL Mode Operating Range: VCC = 0 V with VEE = –2.375 V to –3.8 V
Open Input Default State
Separate and Common Select
Q Output Will Default LOW with Inputs Open or at VEE
VBB Outputs
LVDS Input Compatible
20-Lead Pb-Free Package Available
ORDERING INFORMATION
Device
Package
MC100ES6056DT
TSSOP-20
MC100ES6056DTR2
TSSOP-20
MC100ES6056EJ
TSSOP-20 (Pb-Free)
MC100ES6056EJR2
TSSOP-20 (Pb-Free)
MC100ES6056EG
MC100ES6056EGR2
SOIC-20 (Pb-Free)
DT SUFFIX
20-LEAD TSSOP PACKAGE
CASE 948E-03
EJ SUFFIX
20-LEAD TSSOP PACKAGE
Pb-FREE PACKAGE
CASE 948E-03
EG SUFFIX
20-LEAD SOIC PACKAGE
Pb-FREE PACKAGE
CASE 751D-07
Warning: All VCC and VEE pins must be externally connected to
Power Supply to guarantee proper operation.
4
3
5
6789
10
2
1
17
18
16
15
14
13
12
11
19
20
10
1
0
VCC
Q0
SEL0 COM_SEL SEL1 VCC
Q1
VEE
D0a
VBB0
D0b
D1a
VBB1
D1b
Figure 1. 20-Lead Pinout (Top View) and Logic Diagram
Product Discontinuance Notice – Last Time Buy Expires on (12/23/2013)
NRND – Not Recommend for New Designs
相關(guān)PDF資料
PDF描述
LTC7545ALG IC D/ACONV MULTIPLY 12BIT 20SSOP
VI-B3J-MV-F3 CONVERTER MOD DC/DC 36V 150W
VI-B3H-MV-F3 CONVERTER MOD DC/DC 52V 150W
VI-B3F-MV-F3 CONVERTER MOD DC/DC 72V 150W
AD9708ARURL7 IC DAC 8BIT 100MSPS 28-TSSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC100ES6056EJR2 功能描述:時鐘發(fā)生器及支持產(chǎn)品 FSL Dual Diff LVPECL/LVDS 2:1 Mux RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56
MC100ES60T22D 功能描述:IC DUAL TRANSLATOR 3.3V 8-SOIC RoHS:否 類別:集成電路 (IC) >> 邏輯 - 變換器 系列:100ES 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:100 系列:- 邏輯功能:變換器,雙向 位數(shù):2 輸入類型:CMOS 輸出類型:CMOS 數(shù)據(jù)速率:16Mbps 通道數(shù):2 輸出/通道數(shù)目:1 差分 - 輸入:輸出:無/無 傳輸延遲(最大):15ns 電源電壓:1.65 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 封裝/外殼:10-UFQFN 供應(yīng)商設(shè)備封裝:10-UTQFN(1.4x1.8) 包裝:管件
MC100ES60T22EF 功能描述:轉(zhuǎn)換 - 電壓電平 FSL LVTTL/LVCMOS :Diff LVPECL Trans. RoHS:否 制造商:Micrel 類型:CML/LVDS/LVPECL to LVCMOS/LVTTL 傳播延遲時間:1.9 ns 電源電流:14 mA 電源電壓-最大:3.6 V 電源電壓-最小:3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MLF-8
MC100ES60T22EFR2 功能描述:轉(zhuǎn)換 - 電壓電平 FSL LVTTL/LVCMOS :Diff LVPECL Trans. RoHS:否 制造商:Micrel 類型:CML/LVDS/LVPECL to LVCMOS/LVTTL 傳播延遲時間:1.9 ns 電源電流:14 mA 電源電壓-最大:3.6 V 電源電壓-最小:3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MLF-8
MC100ES60T22EJ 功能描述:轉(zhuǎn)換 - 電壓電平 FSL LVTTL/LVCMOS :Diff LVPECL Trans. RoHS:否 制造商:Micrel 類型:CML/LVDS/LVPECL to LVCMOS/LVTTL 傳播延遲時間:1.9 ns 電源電流:14 mA 電源電壓-最大:3.6 V 電源電壓-最小:3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MLF-8