- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383559 > MC100EP91DWG (ON SEMICONDUCTOR) 2.5 V/3.3 V Any Level Positive Input to -3.3 V/-5.5 V NECL Output Translator PDF資料下載
參數(shù)資料
| 型號： | MC100EP91DWG |
| 廠商： | ON SEMICONDUCTOR |
| 元件分類： | 通用總線功能 |
| 英文描述： | 2.5 V/3.3 V Any Level Positive Input to -3.3 V/-5.5 V NECL Output Translator |
| 中文描述： | TRIPLE ECL TO PECL TRANSLATOR, COMPLEMENTARY OUTPUT, PDSO20 |
| 封裝： | LEAD FREE, SOP-20 |
| 文件頁數(shù)： | 2/10頁 |
| 文件大?。?/td> | 174K |
| 代理商： | MC100EP91DWG |
MC100EP91
http://onsemi.com
2
D1
D1
D2
Q0
Q1
Q1
V
EE
D0
Q0
D2
D0
V
CC
V
BB
Figure 1. Logic Diagram
Q2
Q2
GND
Positive Level
Input
NECL Output
R1
R1
R1
R1
R1
R1
R2
R2
R2
Table 1. PIN DESCRIPTION
Pin
Name
I/O
Default
State
Description
SOIC
QFN
1, 20
3, 4, 12
V
CC
Positive Supply Voltage. All V
CC
Pins must be Externally
Connected to Power Supply to Guarantee Proper Opera-
tion.
10
15, 16
V
EE
Negative Supply Voltage. All V
EE
Pins must be Externally
Connected to Power Supply to Guarantee Proper Opera-
tion.
14, 17
19, 20, 23,
24
GND
Ground.
4, 7
7, 11
V
BB
ECL Reference Voltage Output
2, 5, 8
5, 8, 13
D[0:2]
LVPECL, LVDS, LVTTL,
LVCMOS, CML, HSTL Input
Low
Noninverted Differential Inputs [0:2]. Internal 75 k to V
EE
.
3, 6, 9
6, 9, 14
D[0:2]
LVPECL, LVDS,
LVTTL,LVCMOS, CML,
HSTL Input
High
Inverted Differential Inputs [0:2]. Internal 75 k to V
EE
and
75 k to V
CC
. When Inputs are Left Open They Default to
(V
CC
V
EE
19,16,13
2, 18, 22
Q[0:2]
NECL Output
Noninverted Differential Outputs [0:2]. Typically Terminated
with 50 to V
TT
= V
CC
2 V
18,15,12
1, 21, 17
Q[0:2]
NECL Output
Inverted Differential Outputs [0:2]. Typically Terminated with
50 to V
TT
= V
CC
2 V
11
10
NC
No Connect. The NC Pin is NOT Electrically Connected to
the Die and may Safely be Connected to Any Voltage from
V
EE
to V
CC
.
N/A
EP
Exposed Pad. (Note 1)
1. The thermally conductive exposed pad on the package bottom (see case drawing) must be attached to a heat
sinking conduit.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC100LVEL34 | 3.3V ECL ±2, ±4, ±8 Clock Generation Chip |
| MC100LVEL34_06 | 3.3V ECL ±2, ±4, ±8 Clock Generation Chip |
| MC100LVEL34D | 3.3V ECL ±2, ±4, ±8 Clock Generation Chip |
| MC100LVEL34DG | 3.3V ECL ±2, ±4, ±8 Clock Generation Chip |
| MC100LVEL34DR2 | 3.3V ECL ±2, ±4, ±8 Clock Generation Chip |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC100EP91DWR2 | 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:2.5 V/3.3 V Any Level Positive Input to -3.3 V/-5.5 V NECL Output Translator |
| MC100EP91DWR2G | 功能描述:轉(zhuǎn)換 - 電壓電平 PECL TO NECL TRNSLTR RoHS:否 制造商:Micrel 類型:CML/LVDS/LVPECL to LVCMOS/LVTTL 傳播延遲時間:1.9 ns 電源電流:14 mA 電源電壓-最大:3.6 V 電源電壓-最小:3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:MLF-8 |
| MC100EP91MN | 制造商:Rochester Electronics LLC 功能描述: 制造商:ON Semiconductor 功能描述: |
| MC100EP91MNG | 功能描述:轉(zhuǎn)換 - 電壓電平 PECL TO NECL TRNSLTR RoHS:否 制造商:Micrel 類型:CML/LVDS/LVPECL to LVCMOS/LVTTL 傳播延遲時間:1.9 ns 電源電流:14 mA 電源電壓-最大:3.6 V 電源電壓-最小:3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:MLF-8 |
| MC100EP91MNR2 | 制造商:ON Semiconductor 功能描述:TRANSLATOR HSTL/ LVCMOS/CML/LVDS/LVPECL/LVTTL TO NECL 24QFN - Tape and Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。