- 鎮ㄧ従(xi脿n)鍦ㄧ殑浣嶇疆锛�璨疯常IC缍�(w菐ng) > PDF鐩寗8271 > MC100EP31DTR2 (ON Semiconductor)IC FLIP FLOP ECL SET/RST 8-TSSOP PDF璩囨枡涓嬭級
鍙冩暩(sh霉)璩囨枡
| 鍨嬭櫉锛� | MC100EP31DTR2 |
| 寤犲晢锛� | ON Semiconductor |
| 鏂囦欢闋佹暩(sh霉)锛� | 8/11闋� |
| 鏂囦欢澶�?銆�?/td> | 0K |
| 鎻忚堪锛� | IC FLIP FLOP ECL SET/RST 8-TSSOP |
| 鐢�(ch菐n)鍝佽畩鍖栭€氬憡锛� | Product Discontinuation 20/Aug/2008 |
| 妯�(bi膩o)婧�(zh菙n)鍖呰锛� | 2,500 |
| 绯诲垪锛� | 100EP |
| 鍔熻兘锛� | 瑷�(sh猫)缃紙闋�(y霉)瑷�(sh猫)锛夊拰寰�(f霉)浣� |
| 椤炲瀷锛� | D 鍨� |
| 杓稿嚭椤炲瀷锛� | 宸垎 |
| 鍏冧欢鏁�(sh霉)锛� | 1 |
| 姣忓€�(g猫)鍏冧欢鐨勪綅鍏冩暩(sh霉)锛� | 1 |
| 闋荤巼 - 鏅�(sh铆)閻橈細 | 3GHz |
| 寤堕伈鏅�(sh铆)闁� - 鍌宠几锛� | 340ps |
| 瑙哥櫦(f膩)鍣ㄩ鍨嬶細 | 姝ｉ倞娌� |
| 闆绘簮闆诲锛� | 3 V ~ 5.5 V |
| 宸ヤ綔婧害锛� | -40°C ~ 85°C |
| 瀹夎椤炲瀷锛� | 琛ㄩ潰璨艰 |
| 灏佽/澶栨锛� | 8-TSSOP锛�8-MSOP锛�0.118"锛�3.00mm 瀵級 |
| 鍖呰锛� | 甯跺嵎 (TR) |
MC10EP31, MC100EP31
http://onsemi.com
6
Table 11. AC CHARACTERISTICS VCC = 0 V; VEE = 3.0 V to 5.5 V or VCC = 3.0 V to 5.5 V; VEE = 0 V (Note 15)
Symbol
Characteristic
40掳C
25掳C
85掳C
Unit
Min
Typ
Max
Min
Typ
Max
Min
Typ
Max
fmax
Maximum Frequency
(Figure 2)
> 3
GHz
tPLH,
tPHL
Propagation Delay to
Output Differential
CLK to Q, Q
S, R to Q, Q
250
300
330
380
400
450
270
330
340
400
410
470
300
360
370
430
440
500
ps
tRR
Set/Reset Recovery
225
ps
tS
tH
Setup Time
Hold Time
100
150
100
150
100
150
ps
tPW
Minimum Pulse width
SET, RESET
550
450
550
450
550
450
ps
tJITTER
CycletoCycle Jitter
(Figure 2)
0.2
< 1
0.2
< 1
0.2
< 1
ps
tr
tf
Output Rise/Fall Times
Q, Q
(20% 80%)
50
120
180
60
130
200
70
150
220
ps
NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit
board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared
operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit
values are applied individually under normal operating conditions and not valid simultaneously.
15.Measured using a 750 mV source, 50% duty cycle clock source. All loading with 50 W to VCC2.0 V.
0
100
200
300
400
500
600
700
800
900
1000
1100
0
1000
2000
3000
4000
5000
6000
1
2
3
4
5
6
7
8
9
10
11
Figure 2. Fmax/Jitter
FREQUENCY (MHz)
(JITTER)
V
OUTpp
(mV)
JITTER
OUT
ps
(RMS)
鐩搁棞(gu膩n)PDF璩囨枡 |
PDF鎻忚堪 |
|---|---|
| D38999/26MC4AC | CONN HSG PLUG 4POS STRGHT PINS |
| MS27484T22A2PALC | CONN HSG PLUG 85POS STRGHT PINS |
| MC100EP31DR2 | IC FLIP FLOP ECL SET/RST 8-SOIC |
| MC100EL52DTR2 | IC FLIP FLOP CLK D DIFF 8-TSSOP |
| MS3454L16S-1A | CONN HSG RCPT 7POS JAM NUT PINS |
鐩搁棞(gu膩n)浠ｇ悊鍟�/鎶€琛�(sh霉)鍙冩暩(sh霉) |
鍙冩暩(sh霉)鎻忚堪 |
|---|---|
| MC100EP31DTR2G | 鍔熻兘鎻忚堪:瑙哥櫦(f膩)鍣� 3.3V/5V ECL D-Type w/Set And Reset RoHS:鍚� 鍒堕€犲晢:Texas Instruments 闆昏矾鏁�(sh霉)閲�:2 閭忚集绯诲垪:SN74 閭忚集椤炲瀷:D-Type Flip-Flop 妤垫€�:Inverting, Non-Inverting 杓稿叆椤炲瀷:CMOS 杓稿嚭椤炲瀷: 鍌虫挱寤堕伈鏅�(sh铆)闁�:4.4 ns 楂橀浕骞宠几鍑洪浕娴�:- 16 mA 浣庨浕骞宠几鍑洪浕娴�:16 mA 闆绘簮闆诲-鏈€澶�:5.5 V 鏈€澶у伐浣滄韩搴�:+ 85 C 瀹夎棰�(f膿ng)鏍�:SMD/SMT 灏佽 / 绠遍珨:X2SON-8 灏佽:Reel |
| MC100EP31MNR4 | 鍒堕€犲晢:ONSEMI 鍒堕€犲晢鍏ㄧū:ON Semiconductor 鍔熻兘鎻忚堪:3.3V / 5V ECL D Flip−Flop with Set and Reset |
| MC100EP31MNR4G | 鍔熻兘鎻忚堪:瑙哥櫦(f膩)鍣� BBG ECL RESET RoHS:鍚� 鍒堕€犲晢:Texas Instruments 闆昏矾鏁�(sh霉)閲�:2 閭忚集绯诲垪:SN74 閭忚集椤炲瀷:D-Type Flip-Flop 妤垫€�:Inverting, Non-Inverting 杓稿叆椤炲瀷:CMOS 杓稿嚭椤炲瀷: 鍌虫挱寤堕伈鏅�(sh铆)闁�:4.4 ns 楂橀浕骞宠几鍑洪浕娴�:- 16 mA 浣庨浕骞宠几鍑洪浕娴�:16 mA 闆绘簮闆诲-鏈€澶�:5.5 V 鏈€澶у伐浣滄韩搴�:+ 85 C 瀹夎棰�(f膿ng)鏍�:SMD/SMT 灏佽 / 绠遍珨:X2SON-8 灏佽:Reel |
| MC100EP32 | 鍒堕€犲晢:ONSEMI 鍒堕€犲晢鍏ㄧū:ON Semiconductor 鍔熻兘鎻忚堪:3.3V 5V ECL / 2 Divider |
| MC100EP32D | 鍔熻兘鎻忚堪:澧炴晥鍣�/鍒嗛牷鍣� 3.3V/5V ECL Divide RoHS:鍚� 鍒堕€犲晢:Texas Instruments 鐢�(ch菐n)鍝�:Multiplier 閭忚集绯诲垪: 宸ヤ綔闆绘簮闆诲: 鏈€澶у伐浣滄韩搴�:+ 85 C 鏈€灏忓伐浣滄韩搴�:- 40 C 瀹夎棰�(f膿ng)鏍�:Through Hole 灏佽 / 绠遍珨:PDIP-14 |
鐧�(f膩)甯冪穵鎬ラ噰璩�锛�3鍒嗛悩宸﹀彸鎮ㄥ皣寰楀埌鍥炲京(f霉)銆�
