- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45204 > MC100EP222TBR2 (MOTOROLA INC) 100E SERIES, LOW SKEW CLOCK DRIVER, 15 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP52 PDF資料下載
參數(shù)資料
| 型號： | MC100EP222TBR2 |
| 廠商： | MOTOROLA INC |
| 元件分類： | 時鐘及定時 |
| 英文描述： | 100E SERIES, LOW SKEW CLOCK DRIVER, 15 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP52 |
| 封裝： | EXPOSED PAD, PLASTIC, LQFP-52 |
| 文件頁數(shù)： | 7/9頁 |
| 文件大小： | 135K |
| 代理商： | MC100EP222TBR2 |
7
MC100EP222
MOTOROLA ADVANCED CLOCK DRIVERS DEVICE DATA
653
Table 7: ECL AC Characteristicsa (VCC = VCCO = 2.375 V to 3.8 V, VEE = GND) or (VEE = -3.8 V to -2.375 V, VCC = VCCO =
GND)
Symbol
Characteristics
TA = -40°C
TA = 25°C
TA = 85°C
Unit
Condi-
ti
y
Min
Typ
Max
Min
Typ
Max
Min
Typ
Max
tion
Clock input pair CLK0, CLK0, CLK1, CLK1 (PECL/ECL differential signals)
VPP
Differential input voltageb
(peak-to-peak)
CLK0, CLK1
0.5
1.0
0.5
1.0
0.5
1.0
V
VCMR
Differential cross point voltagec
PECL mode
CLK0, CLK1
ECL mode
CLK0, CLK1
VEE+1.0
1.0
-0.4
VCC-0.4
VEE+1.0
1.0
-0.4
VCC-0.4
VEE+1.0
1.0
-0.4
VCC-0.4
V
fCLK
Input Frequency
0
1.0
0
1.0
0
1.0
GHz
PECL/ECL clock outputs (QAn, QAn, QBn, QBn, QCn, QCn, QDn, QDn)
tPD
Propagation Delay
CLKN to Qx
MR to Qx
560
730
910
TBD
640
790
940
TBD
740
890
1040
TBD
ps
Diff.
VO(P-P)
Differential output voltage
(peak-to-peak)
fO < 100 MHz
fO < 0.5 GHz
fO < 1.0 GHz
450
400
375
550
500
400
550
500
400
mV
tsk(O)
Output-to-output skew within
- QA[0:1]
- QB[0:2]
- QC[0:3]
- QD[0:5]
- QAN, QBN, QDN
(single freq.)
- all outputs
(single freq.)
- QAN, QBN, QDN (multiple freq.)
- all outputs
(multiple freq.)
40
70
40
60
120
130
150
40
70
40
60
120
130
150
40
70
40
60
120
130
150
ps
Diff.
tsk(PP)
Output-to-output skew
(part-to-part)
350
300
ps
Diff.
tJIT(CC)
Output cycle-to-cycle jitter (RMS)
TBD
ps
DCO
Output duty cycle
49.5
50
50.5
49.5
50
50.5
49.5
50
50.5
%
DCfref=
50%
tr, tf
Output Rise/Fall Time
100
500
100
500
100
500
ps
20% to
80%
a.
AC characteristics apply for parallel output termination of 50
to VTT.
b.
VPP is the minimum differential input voltage swing required to maintain AC characteristics including tpd and device-to-device skew.
c.
VCMR (AC) is the crosspoint of the differential input signal. AC operation is obtained when the crosspoint is within the VCMR range and
the input swing lies within the VPP (AC) specification. Violation of VCMR (AC) or VPP (AC) impacts the device propagation delay and part-
to-part skew.
相關PDF資料 |
PDF描述 |
|---|---|
| MC100SX1451FI100 | 1 CHANNEL(S), 100M bps, LOCAL AREA NETWORK CONTROLLER, CQFP64 |
| MC12071P | MC12 SERIES, PRESCALER, PDIP14 |
| MC12439FNR2 | 800 MHz, OTHER CLOCK GENERATOR, PQCC28 |
| MC12439FNR2 | 800 MHz, OTHER CLOCK GENERATOR, PQCC28 |
| MC13211 | SPECIALTY MICROPROCESSOR CIRCUIT, PBGA71 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| MC100EP223 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Low-Voltage 1:22 Differential PECL/HSTL Clock Driver |
| MC100EP223TC | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Low-Voltage 1:22 Differential PECL/HSTL Clock Driver |
| MC100EP24D | 制造商:ON Semiconductor 功能描述: |
| MC100EP29 | 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:3.3V / 5V ECL Dual Differential Data and Clock D Flip−Flop With Set and Reset |
| MC100EP29DT | 功能描述:觸發(fā)器 3.3V/5V ECL Dual RoHS:否 制造商:Texas Instruments 電路數(shù)量:2 邏輯系列:SN74 邏輯類型:D-Type Flip-Flop 極性:Inverting, Non-Inverting 輸入類型:CMOS 輸出類型: 傳播延遲時間:4.4 ns 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:X2SON-8 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復。