- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379299 > MC100E131FN (MOTOROLA INC) 4-BIT D FLIP-FLOP PDF資料下載
參數(shù)資料
| 型號： | MC100E131FN |
| 廠商： | MOTOROLA INC |
| 元件分類： | 通用總線功能 |
| 英文描述： | 4-BIT D FLIP-FLOP |
| 中文描述： | 100E SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PQCC28 |
| 封裝： | PLASTIC, LCC-28 |
| 文件頁數(shù)： | 1/4頁 |
| 文件大?。?/td> | 104K |
| 代理商： | MC100E131FN |
5
6
7
8
9
10
11
Q3
Q3
VCCO
R2
CE2
D2
R3
LOGIC DIAGRAM
CE3
D3
S12
VEE
CC
S03
D0
26
27
28
2
3
4
25
24
23
22
21
20
19
18
17
16
15
14
13
12
Q2
Q2
VCC
Q1
Q1
Q0
Q0
CE0
R0
D1
CE1
R1
NC
VCCO
D3
CE3
R3
D2
CE2
R2
S03
S12
CC
R1
CE1
D1
R0
CE0
D0
Q3
Q3
Q2
Q2
Q1
Q1
Q0
Q0
S
D
Q
Q
R
S
D
Q
Q
R
R
D
Q
Q
S
R
D
Q
Q
S
1
Pinout: 28-Lead PLCC
(Top View)
* All VCC and VCCO pins are tied together on the die.
SEMICONDUCTOR TECHNICAL DATA
2–1
REV 3
Motorola, Inc. 1996
7/96
The MC10E/100E131 is a quad master-slave D-type flip-flop with
differential outputs. Each flip-flop may be clocked separately by holding
Common Clock (CC) LOW and using the Clock Enable (CE) inputs for
clocking. Common clocking is achieved by holding the CE inputs LOW
and using CC to clock all four flip-flops. In this case, the CE inputs perform
the function of controlling the common clock, to each flip-flop.
Individual asynchronous resets are provided (R). Asynchronous set
controls (S) are ganged together in pairs, with the pairing chosen to
reflect physical chip symmetry.
Data enters the master when both CC and CE are LOW, and transfers
to the slave when either CC or CE (or both) go HIGH.
1100MHz Min. Toggle Frequency
Differential Outputs
Individual and Common Clocks
Individual Resets (asynchronous)
Paired Sets (asynchronous)
Extended 100E VEE Range of – 4.2V to – 5.46V
75k
Input Pulldown Resistors
PIN NAMES
Pin
Function
D0– D3
CE0– CE3
R0– R3
CC
S03, S12
Q0– Q3
Q0– Q3
Data Inputs
Clock Enables (Individual)
Resets
Common Clock
Sets (paired)
True Outputs
Inverting Outputs
4-BIT
D FLIP-FLOP
FN SUFFIX
PLASTIC PACKAGE
CASE 776-02
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC10E131 | Octal ECL-to-TTL Translator With D-Type Edge-Triggered Flip-Flops and 3-State Outputs 24-PDIP 0 to 70 |
| MC10E131FN | 4-BIT D FLIP-FLOP |
| MC100EL17DW | Low-Voltage Quad Differential Receiver |
| MC100LVEL17DW | Low-Voltage Quad Differential Receiver |
| MC100ELT23D | Dual Differential PECL to TTL Translator |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC100E131FNG | 功能描述:觸發(fā)器 5V ECL 4-Bit D-Type RoHS:否 制造商:Texas Instruments 電路數(shù)量:2 邏輯系列:SN74 邏輯類型:D-Type Flip-Flop 極性:Inverting, Non-Inverting 輸入類型:CMOS 輸出類型: 傳播延遲時間:4.4 ns 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:X2SON-8 封裝:Reel |
| MC100E131FNG | 制造商:ON Semiconductor 功能描述:Package/Case:28-PLCC |
| MC100E131FNR2 | 功能描述:觸發(fā)器 5V ECL 4-Bit D-Type RoHS:否 制造商:Texas Instruments 電路數(shù)量:2 邏輯系列:SN74 邏輯類型:D-Type Flip-Flop 極性:Inverting, Non-Inverting 輸入類型:CMOS 輸出類型: 傳播延遲時間:4.4 ns 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:X2SON-8 封裝:Reel |
| MC100E131FNR2G | 功能描述:觸發(fā)器 5V ECL 4-Bit D-Type RoHS:否 制造商:Texas Instruments 電路數(shù)量:2 邏輯系列:SN74 邏輯類型:D-Type Flip-Flop 極性:Inverting, Non-Inverting 輸入類型:CMOS 輸出類型: 傳播延遲時間:4.4 ns 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:X2SON-8 封裝:Reel |
| MC100E136 | 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:6-BIT UNIVERSAL UP/DOWN COUNTER |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。