- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383558 > MC-4R96CPE6C-653 (NEC Corp.) Direct Rambus DRAM RIMM Module 96M-BYTE 48M-WORD x 16-BIT PDF資料下載
參數(shù)資料
| 型號： | MC-4R96CPE6C-653 |
| 廠商： | NEC Corp. |
| 英文描述： | Direct Rambus DRAM RIMM Module 96M-BYTE 48M-WORD x 16-BIT |
| 中文描述： | 直接Rambus的內(nèi)存模塊9600 RIMM的技嘉4800字× 16位 |
| 文件頁數(shù)： | 11/16頁 |
| 文件大小： | 131K |
| 代理商： | MC-4R96CPE6C-653 |
Preliminary Data Sheet M14806EJ2V0DS00
11
MC-4R96CPE6C
Timing Parameters
The following timing parameters are from the RDRAMs pins, not the RIMM. Please refer to the RDRAM data sheet
(
μ
PD488448) for detailed timing diagrams.
Para-
Description
MIN.
MAX.
Units
meter
-845
-745
-653
t
RC
Row Cycle time of RDRAM banks - the interval between ROWA packets with
ACT commands to the same bank.
28
28
28
—
t
CYCLE
t
RAS
RAS-asserted time of RDRAM bank - the interval between ROWA packet with ACT
command and next ROWR packet with PRER
Note 1
command to the same bank.
20
20
20
Note 2
64
μ
t
CYCLE
t
RP
Row Precharge time of RDRAM banks - the interval between ROWR packet with
PRER
bank.
Note 1
command and next ROWA packet with ACT command to the same
8
8
8
—
t
CYCLE
t
PP
Precharge-to-precharge time of RDRAM device - the interval between
successive ROWR packets with PRER
same device.
Note 1
commands to any banks of the
8
8
8
—
t
CYCLE
t
RR
RAS-to-RAS time of RDRAM device - the interval between successive ROWA
packets with ACT commands to any banks of the same device.
8
8
8
—
t
CYCLE
t
RCD
RAS-to-CAS Delay - the interval from ROWA packet with ACT command to
COLC packet with RD or WR command. Note - the RAS-to-CAS delay seen
by the RDRAM core (t
RCD-C
) is equal to t
RCD-C
=
1
+
t
RCD
because of differences
in the row and column paths through the RDRAM interface.
9
7
7
—
t
CYCLE
t
CAC
CAS Access delay - the interval from RD command to Q read data. The
equation for t
CAC
is given in the TPARM register.
8
8
8
12
t
CYCLE
t
CWD
CAS Write Delay - interval from WR command to D write data.
6
6
6
6
t
CYCLE
t
CC
CAS-to-CAS time of RDRAM bank - the interval between successive COLC
commands.
4
4
4
—
t
CYCLE
t
PACKET
Length of ROWA, ROWR, COLC, COLM or COLX packet.
4
4
4
4
t
CYCLE
t
RTR
Interval from COLC packet with WR command to COLC packet which causes
retire, and to COLM packet with bytemask.
8
8
8
—
t
CYCLE
t
OFFP
The interval (offset) from COLC packet with RDA command, or from COLC
packet with retire command (after WRA automatic precharge), or from COLC
packet with PREC command, or from COLX packet with PREX command to
the equivalent ROWR packet with PRER. The equation for t
OFFP
is given in the
TPARM register.
4
4
4
4
t
CYCLE
t
RDP
Interval from last COLC packet with RD command to ROWR packet with
PRER.
4
4
4
—
t
CYCLE
t
RTP
Interval from last COLC packet with automatic retire command to ROWR
packet with PRER.
4
4
4
—
t
CYCLE
Notes 1.
Or equivalent PREC or PREX command.
2.
This is a constraint imposed by the core, and is therefore in units of ms rather than t
CYCLE
.
相關PDF資料 |
PDF描述 |
|---|---|
| MC-4R96CPE6C-745 | Direct Rambus DRAM RIMM Module 96M-BYTE 48M-WORD x 16-BIT |
| MC-4R96CPE6C-845 | Direct Rambus DRAM RIMM Module 96M-BYTE 48M-WORD x 16-BIT |
| MC-5156 | THICK EILM HYBRID INTEGRATED CIRCUIT |
| MC-5157 | THICK EILM HYBRID INTEGRATED CIRCUIT |
| MC-7834-KC | 870 MHz GaAs CATV 20 dB PUSH-PULL AMPLIFIER |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| MC-4R96CPE6C-745 | 制造商:NEC 制造商全稱:NEC 功能描述:Direct Rambus DRAM RIMM Module 96M-BYTE 48M-WORD x 16-BIT |
| MC-4R96CPE6C-845 | 制造商:NEC 制造商全稱:NEC 功能描述:Direct Rambus DRAM RIMM Module 96M-BYTE 48M-WORD x 16-BIT |
| MC4VHCT157AMG | 制造商:ON Semiconductor 功能描述: |
| MC-5 | 功能描述:TERM BARRIER 5 TERM DUAL ROW RoHS:是 類別:連接器，互連式 >> 接線座 - 隔板塊 系列:M 標準包裝:25 系列:GB 端接塊類型:阻隔塊 電路數(shù):17 導線入口數(shù)目:17 間距:0.438"（11.12mm） 行數(shù):1 電流:20A 電壓:- 線規(guī):12-22 AWG 頂部端子:螺釘 底部端子:焊接轉(zhuǎn)塔 阻擋層類型:雙壁（雙） 特點:法蘭 顏色:黑 包裝:散裝 安裝類型:底座安裝或面板安裝；通孔 工作溫度:110°C 材料 - 絕緣體:氧化聚苯醚（PPO） 材料可燃性額定值:UL94 V-0 |
| MC50 | 功能描述:測試配件 - 其他 METERCLEANER 50 PACK RoHS:否 制造商:Tektronix 附件類型:Soft Case 顏色:Gray 設備類型:Transit Case 產(chǎn)品:Accessories |
發(fā)布緊急采購，3分鐘左右您將得到回復。