參數(shù)資料
型號： MC-4R512FKE6D-653
廠商： ELPIDA MEMORY INC
元件分類： DRAM
英文描述： Direct Rambus DRAM RIMM Module 512M-BYTE (256M-WORD x 16-BIT)
中文描述： 256M X 16 DIRECT RAMBUS DRAM MODULE, 53 ns, DMA184
封裝： SOCKET TYPE, RIMM-184
文件頁數(shù)： 5/14頁
文件大?。?/td> 132K
代理商： MC-4R512FKE6D-653
Data Sheet
E0077N20 (Ver 2.0)
5
MC-4R512FKE6D
Module Connector Pad Description
(1/2)
Signal
I/O
Type
Description
GND
—
—
Ground reference for RDRAM core and interface. 72 PCB connector pads.
LCFM
I
RSL
Clock from master. Interface clock used for receiving RSL signals from the
Channel. Positive polarity.
LCFMN
I
RSL
Clock from master. Interface clock used for receiving RSL signals from the
Channel. Negative polarity.
LCMD
I
V
CMOS
Serial Command used to read from and write to the control registers. Also used
for power management.
LCOL4..LCOL0
I
RSL
Column bus. 5-bit bus containing control and address information for column
accesses.
LCTM
I
RSL
Clock to master. Interface clock used for transmitting RSL signals to the
Channel. Positive polarity.
LCTMN
I
RSL
Clock to master. Interface clock used for transmitting RSL signals to the
Channel. Negative polarity.
LDQA8..LDQA0
I/O
RSL
Data bus A. A 9-bit bus carrying a byte of read or write data between the Channel
and the RDRAM. LDQA8 is non-functional on modules.
LDQB8..LDQB0
I/O
RSL
Data bus B. A 9-bit bus carrying a byte of read or write data between the Channel
and the RDRAM. LDQB8 is non-functional on modules.
LROW2..LROW0
I
RSL
Row bus. 3-bit bus containing control and address information for row accesses.
LSCK
I
V
CMOS
Serial clock input. Clock source used to read from and write to the RDRAM
control registers.
NC
—
—
These pads are not connected. These 24 connector pads are reserved for future
use.
RCFM
I
RSL
Clock from master. Interface clock used for receiving RSL signals from the
Channel. Positive polarity.
RCFMN
I
RSL
Clock from master. Interface clock used for receiving RSL signals from the
Channel. Negative polarity.
RCMD
I
V
CMOS
Serial Command Input used to read from and write to the control registers. Also
used for power management.
RCOL4..RCOL0
I
RSL
Column bus. 5-bit bus containing control and address information for column
accesses.
RCTM
I
RSL
Clock to master. Interface clock used for transmitting RSL signals to the
Channel. Positive polarity.
RCTMN
I
RSL
Clock to master. Interface clock used for transmitting RSL signals to the
Channel. Negative polarity.
RDQA8..RDQA0
I/O
RSL
Data bus A. A 9-bit bus carrying a byte of read or write data between the Channel
and the RDRAM. RDQA8 is non-functional on modules.
RDQB8..RDQB0
I/O
RSL
Data bus B. A 9-bit bus carrying a byte of read or write data between the Channel
and the RDRAM. RDQB8 is non-functional on modules.
RROW2..RROW0
I
RSL
Row bus. 3-bit bus containing control and address information for row accesses.
相關(guān)PDF資料
PDF描述
MC-4R512FKE6D-745 Direct Rambus DRAM RIMM Module 512M-BYTE (256M-WORD x 16-BIT)
MC-4R512FKE6D-845 Direct Rambus DRAM RIMM Module 512M-BYTE (256M-WORD x 16-BIT)
MC-4R512FKE8D-840 Direct Rambus DRAM RIMM Module 512M-BYTE (256M-WORD x 18-BIT)
MC-4R512FKE8D Direct Rambus DRAM RIMM Module 512M-BYTE (256M-WORD x 18-BIT)
MC-4R512FKE8D-653 Direct Rambus DRAM RIMM Module 512M-BYTE (256M-WORD x 18-BIT)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC-4R512FKE6D-745 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:Direct Rambus DRAM RIMM Module 512M-BYTE (256M-WORD x 16-BIT)
MC-4R512FKE6D-840 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:Direct Rambus DRAM RIMM Module 512M-BYTE (256M-WORD x 16-BIT)
MC-4R512FKE6D-845 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:Direct Rambus DRAM RIMM Module 512M-BYTE (256M-WORD x 16-BIT)
MC-4R512FKE8D 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:Direct Rambus DRAM RIMM Module 512M-BYTE (256M-WORD x 18-BIT)
MC-4R512FKE8D-653 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:Direct Rambus DRAM RIMM Module 512M-BYTE (256M-WORD x 18-BIT)
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*