參數(shù)資料
型號(hào): MBM30LV0032-PFTN
廠商: FUJITSU LTD
元件分類: DRAM
英文描述: 32M (4M X 8) BIT NAND-type
中文描述: 4M X 8 FLASH 3.3V PROM, 7000 ns, PDSO40
封裝: 0.80 MM PITCH, PLASTIC, TSOP2-44/40
文件頁數(shù): 9/43頁
文件大小: 397K
代理商: MBM30LV0032-PFTN
MBM30LV0064
9
I
FUNCTIONAL DESCRIPTION
READ MODE
There are three distinct commands used for the read operation: 00h, 01h, and 50h. After the command cycle,
three address cycles are used to input the starting address. Upon the rising edge of the final WE pulse, there
is a 7
μ
s latency in which the 528 byte page is transferred to the data register. The R/B signal may be used to
monitor the completion of the data transfer. In the read operation, the CE signal must stay “Low” after the third
address input and during Busy state. If the CE signal goes High during this period, the read operation will be
terminated and then the standby mode will be entered. Once the page of data has been loaded into the data
register, it may be clocked out with consecutive 50 ns RE pulses. Each RE pulse will automatically advance the
column address by one. Once the last column has been read, the page address will automatically increment by
one and the data register will be updated with the new page after 7
μ
s.
The 00h Read command will set the pointer to the first half page of the array while the 01h Read command will
set it in the second half. It may be logical to think of 00h as a command which sets A
8
= 0 while 01h sets A
8
=
1. The 50h command set the pointer to the spare area, consisting of columns 512 to 527. During this read mode,
A
3
to A
0
is used to set the starting address of the spare area. As with the 00h and 01h operations, once the
spare area page is loaded into the data register, it may be read out by RE pulses. Each RE pulse will increment
the column address until the final column (527) is reached. At this time, the pointer will be reset to column 512
while the page address is incriminated and the data register is updated. The 00h or 01h command is required
to move the pointer back into the main array area.
Read (1), (2): 00h/01h
The Read (1), (2) mode is invoked by latching the 00h or 01h command into the command register. This mode
(00h) will be automatically selected when the device powers up.
CLE
CE
WE
ALE
RE
I/O0
to I/O7
Y
X
X
R/B
00h
Data Output
Starting Address
Command 01h
0
255
511 527
(Column Address)
Page (Row)
Address
X
Y
Y
Figure 2 Read Mode (1), (2) Operation
相關(guān)PDF資料
PDF描述
MBM30LV0032-PFTR RES 150-OHM 1% 0.063W 200PPM THICK-FILM SMD-0402 10K/REEL-7IN-PA
MBM30LV0064 64M (8M X 8) BIT NAND-type
MBM30LV0128 RES 1.5K-OHM 1% 0.063W 200PPM THICK-FILM SMD-0402 10K/REEL-7IN-PA
MBM30LV0128-PFTN 128 M (16 M X 8) BIT NAND-type
MBM30LV0128-PFTR 128 M (16 M X 8) BIT NAND-type
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MBM30LV0032-PFTR 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:32M (4M X 8) BIT NAND-type
MBM30LV0064 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:64M (8M X 8) BIT NAND-type
MBM30LV0064-PFTN 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:64M (8M X 8) BIT NAND-type
MBM30LV0064-PFTR 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:64M (8M X 8) BIT NAND-type
MBM30LV0128 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:128 M (16 M X 8) BIT NAND-type