- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45201 > MB9AF112LPMC (FUJITSU LTD) 32-BIT, FLASH, RISC MICROCONTROLLER, PQFP64 PDF資料下載
參數(shù)資料
| 型號： | MB9AF112LPMC |
| 廠商： | FUJITSU LTD |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 32-BIT, FLASH, RISC MICROCONTROLLER, PQFP64 |
| 封裝： | 10 X 10 MM, 1.70 MM HEIGHT, 0.50 MM, PLASTIC, LQFP-64 |
| 文件頁數(shù)： | 54/108頁 |
| 文件大?。?/td> | 1221K |
| 代理商： | MB9AF112LPMC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁當前第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁
MB9A110 Series
Watch Counter
The Watch counter is used for wake up from power saving mode.
· Interval timer: up to 64s(Max.)@ Sub Clock : 32.768kHz
External Interrupt Controller Unit
· Up to 16 external vectors
· Include one non-maskable interrupt(NMI)
Watch dog Timer (2channels)
A watchdog timer can generate interrupts or a reset when a time-out value is reached.
This series consists of two different watchdogs, a "Hardware" watchdog and a "Software" watchdog.
"Hardware" watchdog timer is clocked by low speed CR oscillator. Therefore,”Hardware" watchdog is
active in any power saving mode except STOP.
CRC (Cyclic Redundancy Check) Accelerator
The CRC accelerator helps a verify data transmission or storage integrity.
CCITT CRC16 and IEEE-802.3 CRC32 are supported.
· CCITT CRC16 Generator Polynomial: 0x1021
· IEEE-802.3 CRC32 Generator Polynomial: 0x04C11DB7
Clock and Reset
[Clocks]
Five clock sources (2 ext. osc, 2 CR osc, and PLL) that are dynamically selectable.
· Main Clock
: 4 to 48MHz
· Sub Clock
: 32.768kHz
· High-speed CR Clock : 4MHz
· Low-speed CR Clock : 100kHz
· PLL Clock
[Resets]
Reset requests from INITX pins, Power on reset, Software reset, watchdog timers reset, low voltage
detector reset and clock supervisor reset.
Clock Super Visor (CSV)
Clocks generated by CR oscillators are used to supervise abnormality of the external clocks.
· External OSC clock failure (clock stop) is detected, reset is asserted.
· External OSC frequency anomaly is detected, interrupt or reset is asserted.
Low Voltage Detector (LVD)
This Series include 2-stage monitoring of voltage on the VCC. When the voltage falls below the voltage has
been set, Low Voltage Detector generates an interrupt or reset.
· LVD1: error reporting via interrupt
· LVD2: auto-reset operation
5
FUJITSU SEMICONDUCTOR CONFIDENTIAL
r1.0
DS706-00011-0v01-E
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MB9AF112NPF | 32-BIT, FLASH, RISC MICROCONTROLLER, PQFP100 |
| MB9AF112NBGL | 32-BIT, FLASH, RISC MICROCONTROLLER, PBGA112 |
| MB9AF116NPF | 32-BIT, FLASH, RISC MICROCONTROLLER, PQFP100 |
| MB9AF112NPMC | 32-BIT, FLASH, RISC MICROCONTROLLER, PQFP100 |
| MB9AF114LPMC | 32-BIT, FLASH, RISC MICROCONTROLLER, PQFP64 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MB9AF112LPMC-GE1 | 制造商:FUJITSU 功能描述:32-bit FM3 series microcontroller |
| MB9AF112MPMC-GE1 | 制造商:FUJITSU 功能描述:32-bit CortexTM-M3 MCU with 128K Flash |
| MB9AF114LAPMC1-G-JNE2 | 制造商:Fujitsu 功能描述:Bulk |
| MB9AF114LPMC1-GE1 | 制造商:FUJITSU 功能描述: |
| MB9AF114LPMC1-G-JNE1 | 制造商:FUJITSU 功能描述: 制造商:FUJITSU 功能描述:MCU 32BIT CORTEX-M3 FM3 64LQFP |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。