- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45201 > MB9AF111NPF RISC MICROCONTROLLER, PQFP100 PDF資料下載
參數(shù)資料
| 型號(hào)： | MB9AF111NPF |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | RISC MICROCONTROLLER, PQFP100 |
| 封裝： | 0.65 MM PITCH, PLASTIC, LQFP-100 |
| 文件頁(yè)數(shù)： | 103/112頁(yè) |
| 文件大小： | 1225K |
| 代理商： | MB9AF111NPF |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)當(dāng)前第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)
90
FUJITSU SEMICONDUCTOR CONFIDENTIAL
r2.1
MB9A110 Series
DS706-00011-1v0-E
(12) I
2C timing
(Vcc = 2.7V to 5.5V, Vss = 0V, Ta = - 40°C to + 105°C)
Typical mode
High-speed
mode
Parameter
Symbol
Conditions
Min
Max
Min
Max
Unit
SCL clock frequency
fSCL
0
100
0
400
kHz
(Repeated) START condition
hold time
SDA ↓ → SCL ↓
tHDSTA
4.0
-
0.6
-
μs
SCL clock "L" width
tLOW
4.7
-
1.3
-
μs
SCL clock "H" width
tHIGH
4.0
-
0.6
-
μs
(Repeated) START setup time
SCL ↑ → SDA ↓
tSUSTA
4.7
-
0.6
-
μs
Data hold time
SCL ↓ → SDA ↓ ↑
tHDDAT
0
3.45*2
0
0.9*3
μs
Data setup time
SDA ↓ ↑ → SCL ↑
tSUDAT
250
-
100
-
ns
STOP condition setup time
SCL ↑ → SDA ↑
tSUSTO
4.0
-
0.6
-
μs
Bus free time between
"STOP condition" and
"START condition"
tBUF
CL = 30pF,
R = (Vp/IOL) *
1
4.7
-
1.3
-
μs
Noise filter
tSP
-
2 tCYCP*
4
-
2 tCYCP*
4
-
ns
*1 : R and C represent the pull-up resistance and load capacitance of the SCL and SDA lines, respectively. Vp
indicates the power supply voltage of the pull-up resistance and IOL indicates VOL guaranteed current.
*2 : The maximum tHDDAT must satisfy that it doesn't extend at least "L" period (tLOW) of device's SCL
signal.
*3 : A high-speed mode I2C bus device can be used on a standard mode I2C bus system as long as the device
satisfies the requirement of "tSUDAT ≥ 250 ns".
*4 : tCYCP is the APB bus clock cycle time. Please see the block diagram to refer the APB bus number which I
2C
is connected. To use I2C, set the APB bus clock at 8 MHz or more.
SD
A
SCL
tHDSTA
tLOW
tHDDAT
tSUDAT
tHIGH
tSUSTA
tHDSTA
tSP
tBUF
tSUSTO
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MB9AF311NPF | 32-BIT, FLASH, 40 MHz, RISC MICROCONTROLLER, PQFP100 |
| MB9AF312NPF | 32-BIT, FLASH, 40 MHz, RISC MICROCONTROLLER, PQFP100 |
| MB9AF312LPMC1 | 32-BIT, FLASH, 40 MHz, RISC MICROCONTROLLER, PQFP64 |
| MB9AF312MPMC | 32-BIT, FLASH, 40 MHz, RISC MICROCONTROLLER, PQFP80 |
| MB9AF312LPMC | 32-BIT, FLASH, 40 MHz, RISC MICROCONTROLLER, PQFP64 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MB9AF112KPMC-G-JNE1 | 制造商:FUJITSU 功能描述:MCU 32BIT CORTEX-M3 FM3 48LQFP 制造商:FUJITSU 功能描述:MCU, 32BIT, CORTEX-M3, FM3, 48LQFP; Controller Family/Series:ARM Cortex-M3; Core Size:32bit; No. of I/O's:36; Supply Voltage Min:2.7V; Supply Voltage Max:5.5V; Digital IC Case Style:LQFP; No. of Pins:48; Program Memory Size:160KB; ;RoHS Compliant: Yes |
| MB9AF112KPMC-G-JNE2 | 制造商:Fujitsu 功能描述:Bulk |
| MB9AF112KQN-G-AWE2 | 制造商:FUJITSU 功能描述: |
| MB9AF112LPMC-GE1 | 制造商:FUJITSU 功能描述:32-bit FM3 series microcontroller |
| MB9AF112MPMC-GE1 | 制造商:FUJITSU 功能描述:32-bit CortexTM-M3 MCU with 128K Flash |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。