參數(shù)資料
型號: MB96F348RSBPQC-GSE2
元件分類: 微控制器/微處理器
英文描述: 16-BIT, FLASH, 56 MHz, MICROCONTROLLER, PQFP100
封裝: 14 X 20 MM, 3.35 MM HEIGHT, 0.65 MM PITCH, PLASTIC, QFP-100
文件頁數(shù): 72/116頁
文件大?。?/td> 2465K
代理商: MB96F348RSBPQC-GSE2
MB96340 Series
DS07-13802-3E
59
■ HANDLING DEVICES
Special care is required for the following when handling the device:
Latch-up prevention
Unused pins handling
External clock usage
Unused sub clock signal
Notes on PLL clock mode operation
Power supply pins (VCC/VSS)
Crystal oscillator circuit
Turn on sequence of power supply to A/D converter and analog inputs
Pin handling when not using the A/D converter
Notes on energization
Stabilization of power supply voltage
Serial communication
Handling of Data Flash
1.
Latch-up prevention
CMOS IC chips may suffer latch-up under the following conditions:
A voltage higher than VCC or lower than VSS is applied to an input or output pin.
A voltage higher than the rated voltage is applied between VCC pins and VSS pins.
The AVCC power supply is applied before the VCC voltage.
Latch-up may increase the power supply current dramatically, causing thermal damages to the device.
For the same reason, extra care is required to not let the analog power-supply voltage (AVCC, AVRH) exceed the
digital power-supply voltage.
2.
Unused pins handling
Unused input pins can be left open when the input is disabled (corresponding bit of Port Input Enable register
PIER = 0).
Leaving unused input pins open when the input is enabled may result in misbehavior and possible permanent
damage of the device. They must therefore be pulled up or pulled down through resistors. To prevent latch-up,
those resistors should be more than 2 k
Ω.
Unused bidirectional pins can be set either to the output state and be then left open, or to the input state with
either input disabled or external pull-up/pull-down resistor as described above.
3.
External clock usage
The permitted frequency range of an external clock depends on the oscillator type and configuration. See AC
Characteristics for detailed modes and frequency limits. Single and opposite phase external clocks must be
connected as follows:
1. Single phase external clock
When using a single phase external clock, X0 pin must be driven and X1 pin left open.
X0
X1
相關(guān)PDF資料
PDF描述
MB9BF504NAPMC 32-BIT, FLASH, 80 MHz, RISC MICROCONTROLLER, PQFP100
MB9BF505NABGL 32-BIT, FLASH, 80 MHz, RISC MICROCONTROLLER, PBGA112
MB9BF506NABGL 32-BIT, FLASH, 80 MHz, RISC MICROCONTROLLER, PBGA112
MB9BF506NAPMC 32-BIT, FLASH, 80 MHz, RISC MICROCONTROLLER, PQFP100
MBC13900NT1 L BAND, Si, NPN, RF SMALL SIGNAL TRANSISTOR
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MB96F348RWA 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:16-bit Proprietary Microcontroller
MB96F348RWAPMC-GE2 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:16-bit Proprietary Microcontroller
MB96F348RWAPQC-GE2 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:16-bit Proprietary Microcontroller
MB96F348TSAPMC-GE2 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:16-bit Proprietary Microcontroller
MB96F348TSAPQC-GE2 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:16-bit Proprietary Microcontroller