參數(shù)資料
型號(hào): MB95F124JBPMC
元件分類: 微控制器/微處理器
英文描述: 8-BIT, FLASH, 16.25 MHz, MICROCONTROLLER, PQFP100
封裝: 14 X 14 MM, 1.70 MM HEIGHT, 0.50 MM PITCH, PLASTIC, LQFP-100
文件頁(yè)數(shù): 39/80頁(yè)
文件大?。?/td> 1488K
代理商: MB95F124JBPMC
MB95120MB Series
44
(2) Source Clock/Machine Clock
(VCC
= 5.0 V ± 10%, AVSS = VSS = 0.0 V, TA = 40 °C to + 105 °C)
*1 : Clock before setting division due to machine clock division ratio selection bit (SYCC : DIV1 and DIV0) . This
source clock is divided by the machine clock division ratio selection bit (SYCC : DIV1 and DIV0) , and it becomes
the machine clock. Further, the source clock can be selected as follows.
Main clock divided by 2
PLL multiplication of main clock (select from 1, 2, 2.5, 4 multiplication)
Sub clock divided by 2
PLL multiplication of sub clock (select from 2, 3, 4 multiplication)
*2 : Operation clock of the microcontroller. Machine clock can be selected as follows.
Source clock (no division)
Source clock divided by 4
Source clock divided by 8
Source clock divided by 16
Parameter
Symbol
Condi-
tion
Value
Unit
Remarks
Min
Max
Source clock cycle time*1
(Clock before setting
division)
tSCLK
61.5
2000
ns
When using main clock
Min : FCH
= 8.125 MHz,
PLL multiplied by 2
Max : FCH
= 1 MHz, divided by 2
7.6
61.0
s
When using sub clock
Min : FCL
= 32 kHz,
PLL multiplied by 4
Max : FCL
= 32 kHz, divided by 2
Source clock frequency
FSP
0.50
16.25
MHz When using main clock
FSPL
16.384
131.072
kHz When using sub clock
Machine clock cycle time*2
(Minimum instruction
execution time)
tMCLK
61.5
32000
ns
When using main clock
Min : FSP
= 16.25 MHz, no division
Max : FSP
= 0.5 MHz, divided by 16
7.6
976.5
s
When using sub clock
Min : FSPL
= 131 kHz, no division
Max : FSPL
= 16 kHz, divided by 16
Machine clock frequency
FMP
0.031
16.250
MHz When using main clock
FMPL
1.024
131.072
kHz When using sub clock
FCH
(main oscillation)
FCL
(sub oscillation)
Divided by 2
Main PLL
× 1
× 2
× 2.5
× 4
Divided by 2
Sub PLL
× 2
× 3
× 4
SCLK
(source clock)
Clock mode select bit
(SYCC: SCS1, SCS0)
MCLK
(machine clock)
Division
circuit
× 1
× 1/4
× 1/8
× 1/16
Outline of clock generation block
相關(guān)PDF資料
PDF描述
MB95F124MBPMC 8-BIT, FLASH, 16.25 MHz, MICROCONTROLLER, PQFP100
MB95F134NSPFV 8-BIT, FLASH, 32.5 MHz, MICROCONTROLLER, PDSO28
MB95F136JWPFV 8-BIT, FLASH, 32.5 MHz, MICROCONTROLLER, PDSO28
MB95136MPFV 8-BIT, MROM, 32.5 MHz, MICROCONTROLLER, PDSO28
MB95F134MWPFV 8-BIT, FLASH, 32.5 MHz, MICROCONTROLLER, PDSO28
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MB95F124MB 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:8-bit Microcontrollers
MB95F124MBPF 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:8-bit Microcontrollers
MB95F124MBPMC 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:8-bit Microcontrollers
MB95F124NB 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:8-bit Microcontrollers
MB95F124NBPF 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:8-bit Microcontrollers