- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45194 > MB95108ANPFM 8-BIT, MROM, 16.25 MHz, MICROCONTROLLER, PQFP64 PDF資料下載
參數(shù)資料
| 型號： | MB95108ANPFM |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, MROM, 16.25 MHz, MICROCONTROLLER, PQFP64 |
| 封裝： | 12 X 12 MM, 1.70 MM HEIGHT, 0.65 MM PITCH, PLASTIC, LQFP-64 |
| 文件頁數(shù)： | 53/72頁 |
| 文件大?。?/td> | 783K |
| 代理商： | MB95108ANPFM |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁當(dāng)前第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁
MB95100AM Series
57
(Vcc
= 5.0 V ± 10%, AVss = Vss = 0.0 V, TA = 40 °C to + 85 °C)
(Continued)
Parameter
Sym-
bol
Pin
name
Condition
Value*2
Unit
Remarks
Min
Max
SCL clock “L” width
tLOW
SCL0
R
= 1.7 kΩ,
C
= 50 pF*1
(2
+ nm / 2) tMCLK 20
ns
Master mode
SCL clock “H” width
tHIGH
SCL0
(nm
/ 2) tMCLK 20
(nm
/ 2 ) tMCLK + 20
ns
Master mode
Start condition hold
time
tHD;STA
SCL0
SDA0
(
1 + nm / 2) tMCLK 20 (1 + nm) tMCLK + 20
ns
Master mode
Maximum value is
applied when m, n
= 1, 8.
Otherwise, the minimum
value is applied.
Stop condition setup
time
tSU;STO
SCL0
SDA0
(1
+ nm / 2) tMCLK 20 (1 + nm / 2) tMCLK + 20
ns
Master mode
Start condition setup
time
tSU;STA
SCL0
SDA0
(1
+ nm / 2) tMCLK 20 (1 + nm / 2) tMCLK + 20
ns
Master mode
Bus free time between
stop condition and
start condition
tBUF
SCL0
SDA0
(2 nm
+ 4) tMCLK 20
ns
Data hold time
tHD;DAT
SCL0
SDA0
3 tMCLK
20
ns
Master mode
Data setup time
tSU;DAT
SCL0
SDA0
(
2 + nm / 2) tMCLK 20 (1 + nm / 2) tMCLK + 20 ns
Master mode
When assuming that “L”
of SCL is not extended,
the minimum value is
applied to first bit of
continuous data.
Otherwise, the maximum
value is applied.
Setup time between
clearing interrupt and
SCL rising
tSU;INT SCL0
(nm
/ 2) tMCLK 20
(1 + nm
/ 2) tMCLK + 20
ns
Minimum value is
applied to interrupt at 9th
SCL
↓.
Maximum value is
applied to interrupt at 8th
SCL
↓.
SCL clock “L” width
tLOW
SCL0
4 tMCLK
20
ns
At reception
SCL clock “H” width
tHIGH
SCL0
4 tMCLK
20
ns
At reception
Start condition
detection
tHD;STA
SCL0
SDA0
2 tMCLK
20
ns
Undetected when 1 tMCLK
is used at reception
Stop condition
detection
tSU;STO
SCL0
SDA0
2 tMCLK
20
ns
Undetected when 1 tMCLK
is used at reception
Restart detection
condition
tSU;STA
SCL0
SDA0
2 tMCLK
20
ns
Undetected when 1 tMCLK
is used at reception
Bus free time
tBUF
SCL0
SDA0
2 tMCLK
20
ns
At reception
Data hold time
tHD;DAT
SCL0
SDA0
2 tMCLK
20
ns
At slave transmission
mode
Data setup time
tSU;DAT
SCL0
SDA0
tLOW
3 tMCLK 20
ns
At slave transmission
mode
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MB95136MBPFV | 8-BIT, MROM, 16.25 MHz, MICROCONTROLLER, PDSO30 |
| MB95F136MBSPFV | 8-BIT, FLASH, 16.25 MHz, MICROCONTROLLER, PDSO30 |
| MB95F133JBWPF | 8-BIT, FLASH, 16.25 MHz, MICROCONTROLLER, PDSO28 |
| MB95F133MBSPF | 8-BIT, FLASH, 16.25 MHz, MICROCONTROLLER, PDSO28 |
| MB95F134MBSPFV | 8-BIT, FLASH, 16.25 MHz, MICROCONTROLLER, PDSO30 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MB95110A | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:8-bit Proprietary Microcontrollers |
| MB95110B | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:8-bit Proprietary Microcontrollers |
| MB95110B_1 | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:8-bit Proprietary Microcontrollers |
| MB95110M | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:8-bit Microcontrollers |
| MB95110M_07 | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:8-bit Microcontrollers |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。