- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45193 > MB91F312APFV-1XX-BND-E1 32-BIT, FLASH, 40.54 MHz, RISC MICROCONTROLLER, PQFP144 PDF資料下載
參數(shù)資料
| 型號(hào)： | MB91F312APFV-1XX-BND-E1 |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 32-BIT, FLASH, 40.54 MHz, RISC MICROCONTROLLER, PQFP144 |
| 封裝： | 20 X 20 MM, 0.50 MM PITCH, LEAD FREE, PLASTIC, LQFP-144 |
| 文件頁(yè)數(shù)： | 48/68頁(yè) |
| 文件大?。?/td> | 14737K |
| 代理商： | MB91F312APFV-1XX-BND-E1 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)當(dāng)前第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)
MB91310 Series
52
DS07-16505-3E
(8) Digital RGB
Vertical sync, horizontal sync, and display output control signal input timings
(Ta
= 10 °C to + 70 °C, VDDE = 3.3 V ± 0.3 V, VDDI = 2.5 V ± 0.2 V, Vss = 0 V)
*1 : During the horizontal sync signal pulse period, the device stops its internal OSDC operation, disabling writing
to the internal VRAM. Therefore, set the horizontal sync signal pulse width and VRAM write cycle to ensure
that: horizontal sync signal pulse width < VRAM write cycle.
Precisely, adjust the command issuance interval not to issue command 2 or command 4 (VRAM write command)
more than once in the horizontal sync signal pulse with period.
If the above condition is not satisfied, the device may fail writing to VRAM.
*2 : 1H is assumed to be one horizontal sync signal period.
Parameter
Symbol
Pin name
Value
Unit
Remarks
Min
Max
Horizontal sync signal cycle time
tHCYC
HSYNC
100
+ tWH
Dot clock
Horizontal sync signal pulse width
tWH
HSYNC
20
Dot clock
*1
6
s
Horizontal sync signal setup time
tDHST
HSYNC
4
ns
Horizontal sync signal hold time
tDHHD
0
ns
Vertical sync signal setup time
tHVST
VSYNC
51H*2
5Dot clock
Vertical sync signal hold time
tHVHD
3
H*2
Input sync signal rise/fall time
tDR
tDF
HSYNC
VSYNC
5ns
DOCKI
HSYNC
0.8 VDD
0.2 VDD
0.8 VDDE
0.2 VDDE
0.8 VDDE
0.2 VDDE
tDHST
tDHHD
tDR, tDF
Horizontal sync, and display output control signal input timings
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MB91FV310APFV-ES | RISC MICROCONTROLLER, PQFP144 |
| MB91F312APFV-G-010E1 | RISC MICROCONTROLLER, PQFP144 |
| MB91F313APMC-GE1 | 32-BIT, FLASH, 33 MHz, RISC MICROCONTROLLER, PQFP120 |
| MB91F313APMC-GE1 | 32-BIT, FLASH, 33 MHz, RISC MICROCONTROLLER, PQFP120 |
| MB91F345BPFT-GE1 | 32-BIT, FLASH, 50 MHz, RISC MICROCONTROLLER, PQFP100 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MB91F313 | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:32-bit Microcontroller |
| MB91F314 | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:32-bit Microcontroller |
| MB91F314PMC-GE1 | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:32-bit Microcontroller |
| MB91F318A | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:32-bit Microcontroller |
| MB91F318R | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:32-bit Proprietary Microcontrollers |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。