- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45193 > MB911110PMT2 32-BIT, 50 MHz, RISC MICROCONTROLLER, PQFP144 PDF資料下載
參數(shù)資料
| 型號： | MB911110PMT2 |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 32-BIT, 50 MHz, RISC MICROCONTROLLER, PQFP144 |
| 封裝： | PLASTIC, LQFP-144 |
| 文件頁數(shù)： | 43/112頁 |
| 文件大?。?/td> | 1294K |
| 代理商： | MB911110PMT2 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁當(dāng)前第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁
MB91110 Series
36
4.
Instruction Cache
The instruction cache is a temporary storage memory. In the event that the instruction codes are accessed from
a low speed external memory, it holds the accessed codes internally, and is used to increase the access speed
for all subsequent accesses.
Direct read or write access can not be done by instruction cache or instruction cache tag using software.
Cacheable area of the instruction cache
Instruction cache allows all space to become a cacheable area.
Built-in ROM shall also be cacheable for products featuring built-in ROMs.
It is assumed that instruction access is not carried out to spaces other than external areas and built-in ROMs.
Thus, even if an instruction access is made, it would be cacheable to the control register in the I/O area.
Even though details of the external memory are updated by DMA transfer, it is not coherent with the cache
details. In this case, coherency should be established by flushing the cache.
Instruction cache configuration
Basic instruction length of FR series : 2 bytes
Block layout : 2-way set associative type
Block
1 way is configured of 32 blocks.
1 block is 16 bytes (
= 4 sub blocks)
1 sub block is 4 bytes (
= 1 bus access unit)
The instruction cache configuration is shown in the following figure.
4 bytes
I3
I2
I1
I0
Way 1
Way 2
Cache tag
Sub lock 3
Sub lock 2
Sub lock 1
Sub lock 0
Block 0
Sub lock 3
Sub lock 2
Sub lock 1
Sub lock 0
Block 31
Block 0
Block 31
Sub lock 3
Sub lock 2
Sub lock 1
Sub lock 0
Sub lock 3
Sub lock 2
Sub lock 1
Sub lock 0
Cache tag
32 blocks
Instruction Cache Configuration
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MB91133PMC-XXX | 32-BIT, MROM, 33 MHz, RISC MICROCONTROLLER, PQFP144 |
| MB91F133APMC | 32-BIT, FLASH, 33 MHz, RISC MICROCONTROLLER, PQFP144 |
| MB91133PMT2-XXX | 32-BIT, MROM, 33 MHz, RISC MICROCONTROLLER, PQFP144 |
| MB91F133APMT2 | 32-BIT, FLASH, 33 MHz, RISC MICROCONTROLLER, PQFP144 |
| MB91133PMT2-XXX | 32-BIT, FLASH, 33 MHz, RISC MICROCONTROLLER, PQFP144 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MB91121 | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:32-bit RISC Microcontroller |
| MB91121PFV | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:32-bit RISC Microcontroller CMOS |
| MB91133 | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:32-Bit RISC Microcontroller |
| MB91133PBT | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:32-Bit RISC Microcontroller |
| MB91133PMT2 | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:32-Bit RISC Microcontroller |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。