參數(shù)資料
型號(hào): MB90F574PFV
元件分類(lèi): 微控制器/微處理器
英文描述: 16-BIT, FLASH, 16 MHz, MICROCONTROLLER, PQFP120
封裝: PLASTIC, QFP-120
文件頁(yè)數(shù): 62/120頁(yè)
文件大?。?/td> 1754K
代理商: MB90F574PFV
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)當(dāng)前第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)
MB90570 Series
46
(1) 16-bit free run Timer
The 16-bit free run timer consists of a 16-bit up counter, a control register, and a communications prescaler
register. The value output from the timer counter is used as basic timer (base timer) for input capture (ICU) and
output compare (OCU).
A counter operation clock can be selected from four internal clocks (
φ/4, φ/16, φ/32 and φ/64).
An interrupt can be generated by overflow of counter value or compare match with OCU compare register 0.
(Compare match requires mode setup.)
The counter value can be initialized to “0000H” by a reset, software clear or compare match with OCU compare
register 0.
Register Configuration
Block Diagram
free run timer data register (TCDT)
bit 15
bit 8
free run timer control status register (TCCS)
IVF
RESV
(Disabled)
R/W
bit 7
bit 6
bit 5
bit 4
Initial value
00000000B
STOP
IVFE
CLR
MODE
CLK0
CLK1
.............
bit 3
bit 2
bit 1
bit 0
R/W: Readable and writable
RESV: Reserved bit
Address
000058H
Address
000056H
000057H
bit 15
Initial value
00000000B
bit 14bit 13bit 12bit 11bit 10 bit 9 bit 8 bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0
R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W
T15 T14 T13 T12 T11 T10
T9
T8
T7
T6
T5
T4
T3
T2
T1
T0
free run timer data register (TCDT)
16-bit free run timer
interrupt request
#20*
*:Interrupt number
φ:Machine clock frequency
OF:Overflow
2
OF
free run timer
control status register
(TCCS)
φ
16-bit counter
STOP
CLK
CLR
Communications
prescaler register
RESV
IVF
IVFE STOP MODE CLR
CLK1 CLK0
OCU compare register
ch.0 match signal
Internal
data
bus
Count value output
to ICO and OCU
相關(guān)PDF資料
PDF描述
MB90F574/APFF 16-BIT, FLASH, 16 MHz, MICROCONTROLLER, PQFP120
MB90F57APMT 16-BIT, FLASH, 16 MHz, MICROCONTROLLER, PQFP120
MB90F584CAPMC 16-BIT, FLASH, 16 MHz, MICROCONTROLLER, PQFP100
MB90F583CAPMC 16-BIT, FLASH, 16 MHz, MICROCONTROLLER, PQFP100
MB90F583CPMC 16-BIT, FLASH, 16 MHz, MICROCONTROLLER, PQFP100
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MB90F583BPFR-GE1 制造商:FUJITSU 功能描述:
MB90F583BPMC-GE1 制造商:FUJITSU 功能描述:
MB90F583CAPFR-GE1 制造商:FUJITSU 功能描述:
MB90F591GPFR-GE1 制造商:FUJITSU 功能描述:
MB90F594APFR-GE1 制造商:FUJITSU 功能描述: