- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45191 > MB90F548GSPFV 16-BIT, FLASH, 16 MHz, MICROCONTROLLER, PQFP100 PDF資料下載
參數(shù)資料
| 型號： | MB90F548GSPFV |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 16-BIT, FLASH, 16 MHz, MICROCONTROLLER, PQFP100 |
| 封裝： | PLASTIC, LQFP-100 |
| 文件頁數(shù)： | 67/67頁 |
| 文件大小： | 746K |
| 代理商： | MB90F548GSPFV |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁當(dāng)前第67頁
MB90540/540G/545/545G Series
9
s
s PIN DESCRIPTION
(Continued)
Pin No.
Pin name
Circuit type
Function
LQFP*2
QFP*1
80
81
82
83
X0
X1
A
(Oscillation)
High speed crystal oscillator input pins
78
80
X0A
A
(Oscillation)
Low speed crystal oscillator input pins. For the one clock sys-
tem parts, perfom external pull-down processing.
77
79
X1A
Low speed crystal oscillator input pins. For the one clock sys-
tem parts, leave it open.
75
77
RST
B
External reset request input pin
50
52
HST
C
Hardware standby input pin
83 to 90
85 to 92
P00 to P07
I
General I/O port with programmable pullup. This function is
enabled in the single-chip mode.
AD00 to AD07
I/O pins for 8 lower bits of the external address/data bus. This
function is enabled when the external bus is enabled.
91 to 98 93 to 100
P10 to P17
I
General I/O port with programmable pullup. This function is
enabled in the single-chip mode.
AD08 to AD15
I/O pins for 8 higher bits of the external address/data bus. This
function is enabled when the external bus is enabled.
99 to 6
1 to 8
P20 to P27
I
General I/O port with programmable pullup. In external bus
mode, this function is valid when the corresponding bits in the
external address output control resister (HACR) are set to “1”.
A16 to A23
8-bit I/O pins for A16 to A23 at the external address/data bus.
In external bus mode, this function is valid when the corre-
sponding bits in the external address output control resister
(HACR) are set to “0”.
79
P30
I
General I/O port with programmable pullup. This function is
enabled in the single-chip mode.
ALE
Address latch enable output pin. This function is enabled
when the external bus is enabled.
810
P31
I
General I/O port with programmable pullup. This function is
enabled in the single-chip mode.
RD
Read strobe output pin for the data bus. This function is en-
abled when the external bus is enabled.
10
12
P32
I
General I/O port with programmable pullup. This function is
enabled in the single-chip mode or when the WR/WRL pin out-
put is disabled.
WRL
Write strobe output pin for the data bus. This function is en-
abled when both the external bus and the WR/WRL pin output
are enabled. WRL is write-strobe output pin for the lower 8 bits
of the data bus in 16-bit access. WR is write-strobe output pin
for the 8 bits of the data bus in 8-bit access.
WR
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MB90F549GSPF | 16-BIT, FLASH, 16 MHz, MICROCONTROLLER, PQFP100 |
| MB90F543GSPFV | 16-BIT, FLASH, 16 MHz, MICROCONTROLLER, PQFP100 |
| MB90F546GSPF | 16-BIT, FLASH, 16 MHz, MICROCONTROLLER, PQFP100 |
| MB90548GPF | 16-BIT, MROM, 16 MHz, MICROCONTROLLER, PQFP100 |
| MB90F548GLSPMC | 16-BIT, FLASH, 16 MHz, MICROCONTROLLER, PQFP100 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MB90F549PFR-GE1 | 制造商:FUJITSU 功能描述: |
| MB90F562BPMC-GE1 | 制造商:FUJITSU 功能描述: |
| MB90F562PMCR-GE1 | 制造商:FUJITSU 功能描述: |
| MB90F568PMCR-GE1 | 制造商:FUJITSU 功能描述: |
| MB90F583BPFR-GE1 | 制造商:FUJITSU 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。