- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385555 > MAX9471ETP (MAXIM INTEGRATED PRODUCTS INC) Multiple-Output Clock Generators with Dual PLLs and OTP PDF資料下載
參數(shù)資料
| 型號： | MAX9471ETP |
| 廠商： | MAXIM INTEGRATED PRODUCTS INC |
| 元件分類： | XO, clock |
| 英文描述： | Multiple-Output Clock Generators with Dual PLLs and OTP |
| 中文描述： | 200 MHz, OTHER CLOCK GENERATOR, QCC20 |
| 封裝： | 5 X 5 MM, 0.80 MM HIGHT, MO-220WHHC, TQFN-20 |
| 文件頁數(shù)： | 8/13頁 |
| 文件大?。?/td> | 3400K |
| 代理商： | MAX9471ETP |
M
generates the SCL clock that synchronizes the data
transfer. The SDA line operates as both an input and an
open-drain output. A pullup resistor, typically 4.7k
, is
required on SDA. The SCL line operates only as an
input. A pullup resistor, typically 4.7k
, is required on
SCL if there are multiple masters on the 2-wire bus, or if
the master in a single-master system has an open-drain
SCL output. Figure 2 is the I
2
C timing diagram.
Multiple-Output Clock Generators with
Dual PLLs and OTP
8
_______________________________________________________________________________________
FS2
FS1
FS0
FREQUENCY (MHz)
AUDIO FREQUENCIES
Open
Open
Open
Low
Low
Low
High
High
High
Open
Open
Open
High
VIDEO FREQUENCIES
Low
Low
Low
Open
Open
Open
Open
Open
Open
Open
Open
Open
Low
Low
Low
Low
Open
Low
High
High
Open
Low
High
Open
Low
High
Open
Low
High
4.096
6.144
8.1920
11.2896
12.2880
22.5792
24.5760
9.216
16.9344
18.4320
33.8688
36.864
Low
Low
Low
Low
High
Open
74.1758241
74.25
54.054
High
X
X
Disable three-level
pins and enable I
2
C
Table 2. MAX9471/MAX9472 Frequency
Selection at CLK2
A4
A3
A2
A1
FREQUENCY (MHz)
AUDIO FREQUENCIES
0
0
1
1
0
0
1
1
0
0
1
1
0
VIDEO FREQUENCIES
0
1
1
0
0
0
0
0
0
0
0
1
1
1
1
1
0
0
0
0
1
1
1
1
0
0
0
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
4.096
6.144
8.1920
11.2896
12.2880
16.3840
22.5792
24.5760
9.216
16.9344
18.4320
33.8688
36.864
1
1
1
1
1
1
1
0
1
74.1758241
74.25
54.054
Table 3. MAX9471 I
2
C Frequency
Selection at CLK2 (FS2 = High)
SDA
SCL
t
HD, STA
t
R
t
HIGH
t
SU, DAT
t
LOW
t
F
START
CONDITION
STOP
CONDITION
REPEATED START
CONDITION
START
CONDITION
t
HD, DAT
t
SU, STO
t
SU, STA
t
HD, STA
t
BUF
Figure 2. I
2
C Timing Diagram
*MAX9472 can be programmed to FS2 = open settings only.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MAX9472 | Multiple-Output Clock Generators with Dual PLLs and OTP |
| MAX9472EUD | Multiple-Output Clock Generators with Dual PLLs and OTP |
| MAX9483 | Dual-Output, Multimode CD-RW/DVD Laser-Diode Drivers |
| MAX9483CEE | Dual-Output, Multimode CD-RW/DVD Laser-Diode Drivers |
| MAX9483CTE | Dual-Output, Multimode CD-RW/DVD Laser-Diode Drivers |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MAX9471ETP+ | 功能描述:時鐘發(fā)生器及支持產(chǎn)品 Multiple Output Clock Generator RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56 |
| MAX9471ETP+T | 功能描述:時鐘發(fā)生器及支持產(chǎn)品 Multiple Output Clock Generator RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56 |
| MAX9471ETP-T | 制造商:Maxim Integrated Products 功能描述:MULTIPLE OUTPUT CLOCK GENERATOR WIT - Tape and Reel |
| MAX9476EUG | 功能描述:時鐘發(fā)生器及支持產(chǎn)品 35.328MHz Clock Synthesizer RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56 |
| MAX9476EUG-T | 功能描述:時鐘發(fā)生器及支持產(chǎn)品 35.328MHz Clock Synthesizer RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。