- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄8634 > MAX9320EUA+T (Maxim Integrated Products)IC CLOCK BUFFER 2:2 3GHZ 8-UMAX PDF資料下載
參數(shù)資料
| 型號： | MAX9320EUA+T |
| 廠商： | Maxim Integrated Products |
| 文件頁數(shù)： | 8/10頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC CLOCK BUFFER 2:2 3GHZ 8-UMAX |
| 產(chǎn)品培訓模塊： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 標準包裝： | 2,500 |
| 類型： | 扇出緩沖器（分配） |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 2:2 |
| 差分 - 輸入:輸出： | 是/是 |
| 輸入： | HSTL，LVECL，LVPECL |
| 輸出： | LVECL，LVPECL |
| 頻率 - 最大： | 3GHz |
| 電源電壓： | 2.25 V ~ 3.8 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 8-TSSOP，8-MSOP（0.118"，3.00mm 寬） |
| 供應商設備封裝： | 8-uMAX |
| 包裝： | 帶卷 (TR) |
MAX9320/MAX9320A
1:2 Differential LVPECL/LVECL/HSTL
Clock and Data Drivers
_______________________________________________________________________________________
7
Detailed Description
The MAX9320/MAX9320A low-skew, 1-to-2 differential
drivers are designed for clock and data distribution. For
interfacing to differential HSTL and LVPECL signals,
these devices operate over a +2.25V to +3.8V supply
range, allowing high-performance clock and data distri-
bution in systems with a nominal +2.5V or +3.3V sup-
ply. For differential LVECL operation, these devices
operate from a -2.25V to -3.8V supply.
Inputs
The maximum magnitude of the differential input from D
to
D is VCC - VEE or 3.0V, whichever is less. This limit
also applies to the difference between any reference
voltage input and a single-ended input.
The differential inputs have bias resistors that drive the
outputs to a differential low when the inputs are open.
The inverting input,
D, is biased with a 60k pullup to
VCC and a 100k pulldown to VEE. The noninverting
input, D, is biased with a 100k pulldown to VEE.
Specifications for the high and low voltages of the dif-
ferential input (VIHD and VILD) and the differential input
voltage (VIHD - VILD) apply simultaneously (VILD cannot
be higher than VIHD).
Outputs
Output levels are referenced to VCC and are consid-
ered LVPECL or LVECL, depending on the level of the
VCC supply. With VCC connected to a positive supply
and VEE connected to GND, the outputs are LVPECL.
The outputs are LVECL when VCC is connected to GND
and VEE is connected to a negative supply.
A single-ended input of ±100mV around a reference
voltage or a differential input of at least ±100mV switch-
es the outputs to the VOH and VOL levels specified in
the DC Electrical Characteristics table.
Applications Information
Supply Bypassing
Bypass VCC to VEE with high-frequency surface-mount
ceramic 0.1F and 0.01F capacitors in parallel as
close to the device as possible, with the 0.01F value
capacitor closest to the device. Use multiple parallel
vias for low inductance.
Traces
Input and output trace characteristics affect the perfor-
mance of the MAX9320/MAX9320A. Connect each
signal of a differential input or output to a 50 charac-
teristic impedance trace. Minimize the number of vias
to prevent impedance discontinuities. Reduce reflec-
tions by maintaining the 50 characteristic impedance
through connectors and across cables. Reduce skew
within a differential pair by matching the electrical
length of the traces.
The exposed-pad (EP) SO package can be soldered to
the PC board for enhanced thermal performance. If the
EP is not soldered to the PC board, the thermal resis-
tance is the same as the regular SO package. The EP
is connected to the chip VEE supply. Be sure that the
pad does not touch signal lines or other supplies.
Contact the Maxim Packaging department for guide-
lines on the use of EP packages.
Output Termination
Terminate outputs through 50 to VCC - 2V or use an
equivalent Thevenin termination. Terminate both out-
puts and use the same termination on each for the low-
est output-to-output skew. When a single-ended signal
is taken from a differential output, terminate both out-
puts. For example, if Q0 is used as a single-ended out-
put, terminate both Q0 and
Q0.
Chip Information
TRANSISTOR COUNT: 182
Figure 1. Differential Transition Time and Propagation Delay
Timing Diagram
0 (DIFFERENTIAL)
80%
20%
80%
20%
0 (DIFFERENTIAL)
VOH -VOL
VIHD -VILD
VIHD
VILD
VOH
VOL
Q_
Q
tPLHD
tPHLD
tR
tF
D
(Q_) - (Q_)
相關PDF資料 |
PDF描述 |
|---|---|
| LTC1655LIS8#TR | IC DAC 16BIT R-R MICROPWR 8SOIC |
| LTC1655LIS8 | IC D/A CONV 16BIT R-R 8-SOIC |
| LTC1655LIN8#PBF | IC DAC 16BIT R-R MICROPOWER 8DIP |
| MAX9316EWP-T | IC CLOCK BUFFER MUX 2:5 20-SOIC |
| VI-2WP-MW-B1 | CONVERTER MOD DC/DC 13.8V 100W |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| MAX9320EUA-TG068 | 制造商:Maxim Integrated Products 功能描述:1:2 DIFFERENTIAL LVPECL/LVECL/HSTL CLOCK AND - Rail/Tube |
| MAX9320EVKIT | 制造商:Maxim Integrated Products 功能描述:EVKIT FOR 1:2 DIFFERENTIAL LVPECL/LVECL/HSTL CLOCK AND DATA - Boxed Product (Development Kits) |
| MAX9321AEKA | 制造商:Maxim Integrated Products 功能描述:DIFFERENTIAL LVPECL/LVECL/HSTL RECEIVER/DRIVE - Rail/Tube |
| MAX9321AEKA-T | 制造商:Maxim Integrated Products 功能描述:DIFFERENTIAL LVPECL/LVECL/HSTL RECEIVER/DRIVE - Tape and Reel |
| MAX9321AESA | 功能描述:總線收發(fā)器 LVPECL/LVECL/HSTL Receiver/Driver RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復。