參數(shù)資料
型號(hào)： MAX9272GTM/V+T
廠商： Maxim Integrated Products
文件頁(yè)數(shù)： 30/47頁(yè)
文件大?。?/td> 0K
描述： IC DSERIALIZER 28BIT GMSL 48TQFN
標(biāo)準(zhǔn)包裝： 2,500
系列： *
MAX9272
28-Bit GMSL Deserializer for Coax or STP Cable
36
Maxim Integrated
Applications Information
Error Checking
The deserializer checks the serial link for errors and
stores the number of detected and corrected errors
in the 8-bit registers, DETERR (0x10) and CORRERR
(0x12). If a large number of 8b/10b errors are detected
within a short duration (error rate R 1/4), the deserializer
loses lock and stops the error counter. The deserializer
then attempts to relock to the serial data. DETERR and
CORRERR reset upon successful video link lock, suc-
cessful readout of their respective registers (through FC),
or whenever autoerror reset is enabled. The deserializer
uses a separate PRBS register during the internal PRBS
test, and DETERR and CORRERR are reset to 0x00.
ERR Output
The deserializer has an open-drain ERR output. This
output asserts low whenever the number of detected/cor-
rected errors exceeds their respective error thresholds
during normal operation, or when at least one PRBS error
is detected during PRBS test. ERR reasserts high when-
ever DETERR and CORRERR reset, due to DETERR/
CORRERR readout, video link lock, or autoerror reset.
Autoerror Reset
The default method to reset errors is to read the respec-
tive error registers in the deserializer (0x10, 0x12, and
0x13). Autoerror reset clears the error counters DETERR/
CORRERR and the ERR output ~1Fs after ERR goes low.
Autoerror reset is disabled on power-up. Enable autoer-
ror reset through AUTORST (0x08, D2). Autoerror reset
does not run when the device is in PRBS test mode.
Dual C Control
Usually systems have one FC to run the control channel,
located on the serializer side for video-display appli-
cations or on the deserializer side for image-sensing
applications. However, a FC can reside on each side
simultaneously and trade off running the control channel.
In this case, each FC can communicate with the serializer
and deserializer and any peripheral devices.
Contention occurs if both FCs attempt to use the control
channel at the same time. It is up to the user to prevent
this contention by implementing a higher-level protocol.
In addition, the control channel does not provide arbitra-
tion between I2C masters on both sides of the link. An
acknowledge frame is not generated when communica-
tion fails due to contention. If communication across the
serial link is not required, the FCs can disable the forward
and reverse control channel using the FWDCCEN and
REVCCEN bits (0x04, D[1:0]) in the serializer/deserial-
izer. Communication across the serial link is stopped and
contention between FCs cannot occur.
As an example of dual FC use in an image-sensing appli-
cation, the serializer can be in sleep mode and waiting
for wake-up by the FC on the deserializer side. After
wake-up, the serializer-side FC assumes master control
of the serializer’s registers.
Changing the Clock Frequency
It is recommended that the serial link be enabled after
the video clock (fPCLKOUT) and the control-channel
clock (fUART/fI2C) are stable. When changing the clock
frequency, stop the video clock for 5Fs, apply the clock
at the new frequency, then restart the serial link or toggle
SEREN. On-the-fly changes in clock frequency are pos-
sible if the new frequency is immediately stable and
without glitches. The reverse control channel remains
unavailable for 350Fs after serial link start or stop. When
using the UART interface, limit on-the-fly changes in
fUART to factors of less than 3.5 at a time to ensure that
the device recognizes the UART sync pattern. For exam-
ple, when lowering the UART frequency from 1Mbps to
100kbps, first send data at 333kbps then at 100kbps for
reduction ratios of 3 and 3.333, respectively.
Fast Detection of
Loss-of-Synchronization
A measure of link quality is the recovery time from loss-
of-synchronization. The host can be quickly notified of
loss-of-lock by connecting the deserializer’s LOCK out-
put to the GPI input. If other sources use the GPI input,
such as a touch-screen controller, the FC can implement
a routine to distinguish between interrupts from loss-
of-sync and normal interrupts. Reverse control-channel
communication does not require an active forward link
to operate and accurately tracks the LOCK status of the
GMSL link. LOCK asserts for video link only and not for
the configuration link.
相關(guān)PDF資料
PDF描述
MAX9272GTM+T IC DSERIALIZER 28BIT GMSL 48TQFN
MAX9273GTL/V+T IC SERIALIZER 22BIT GMSL 40TQFN
MAX9273GTL+T IC SERIALIZER 22BIT GMSL 40TQFN
MAX9271GTJ/V+T IC SERIALIZER 16BIT GMSL 32TQFN
VI-B3V-CU-S CONVERTER MOD DC/DC 5.8V 200W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MAX9272GTV+ 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:28-Bit GMSL Deserializer for Coax or STP Cable
MAX9273 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:22-Bit GMSL Serializer with Coax or STP Cable Drive
MAX9273GTL/V+ 功能描述:串行器/解串器 - Serdes 1.5Gbps 22-bit Coax/STP serializer RoHS:否 制造商:Texas Instruments 類型:Deserializer 數(shù)據(jù)速率:1.485 Gbit/s 輸入類型:ECL/LVDS 輸出類型:LVCMOS 輸入端數(shù)量:1 輸出端數(shù)量:20 工作電源電壓:2.375 V to 2.625 V 工作溫度范圍:0 C to + 70 C 封裝 / 箱體:TQFP-64
MAX9273GTL/V+T 功能描述:串行器/解串器 - Serdes 1.5Gbps 22-bit Coax/STP serializer RoHS:否 制造商:Texas Instruments 類型:Deserializer 數(shù)據(jù)速率:1.485 Gbit/s 輸入類型:ECL/LVDS 輸出類型:LVCMOS 輸入端數(shù)量:1 輸出端數(shù)量:20 工作電源電壓:2.375 V to 2.625 V 工作溫度范圍:0 C to + 70 C 封裝 / 箱體:TQFP-64
MAX9273GTL+ 功能描述:串行器/解串器 - Serdes 1.5Gbps 22-bit Coax/STP serializer RoHS:否 制造商:Texas Instruments 類型:Deserializer 數(shù)據(jù)速率:1.485 Gbit/s 輸入類型:ECL/LVDS 輸出類型:LVCMOS 輸入端數(shù)量:1 輸出端數(shù)量:20 工作電源電壓:2.375 V to 2.625 V 工作溫度范圍:0 C to + 70 C 封裝 / 箱體:TQFP-64
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*