- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1946 > MAX9235ETE+ (Maxim Integrated Products)IC LVDS SERIALIZER 10BIT 16TQFN PDF資料下載
參數(shù)資料
| 型號： | MAX9235ETE+ |
| 廠商： | Maxim Integrated Products |
| 文件頁數(shù)： | 10/12頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC LVDS SERIALIZER 10BIT 16TQFN |
| 產(chǎn)品培訓(xùn)模塊： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 標(biāo)準(zhǔn)包裝： | 100 |
| 功能： | 串行器 |
| 數(shù)據(jù)速率： | 400Mbps |
| 輸入類型： | LVTTL/LVCMOS |
| 輸出類型： | LVDS |
| 輸入數(shù)： | 10 |
| 輸出數(shù)： | 1 |
| 電源電壓： | 3 V ~ 3.6 V |
| 工作溫度： | -40°C ~ 105°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 16-WFQFN 裸露焊盤 |
| 供應(yīng)商設(shè)備封裝： | 16-TQFN-EP（3x3） |
| 包裝： | 管件 |
MAX9235
10-Bit LVDS Serializer
_______________________________________________________________________________________
7
Detailed Description
The MAX9235 10-bit serializer transmits data over bal-
anced media that may be a standard twisted-pair cable
or PCB traces at 100Mbps to 450Mbps. The interface
may be single- or double-terminated point-to-point. A
double-terminated point-to-point interface uses a 100
Ω-
termination resistor at each end of the interface, result-
ing in a 50
Ω load. The serializer requires a deserializer
such as the MAX9206 for a complete data transmission
application.
A high-state start bit and a low-state stop bit, added
internally, frame the 10-bit parallel input data and
ensure a transition in the serial data stream. Therefore,
12 serial bits are transmitted for each 10-bit parallel
input. The MAX9235 accepts a 16MHz to 45MHz refer-
ence clock, producing a serial data rate of 192Mbps
(12 bits x 16MHz) to 540Mbps (12 bits x 45MHz). Since
only 10 bits are from input data, the actual throughput
is 10 times the TCLK frequency.
To transmit data, the serializer sequences through two
modes: initialization mode and data transmission mode.
Initialization Mode
When VCC is applied, the outputs are held in high
impedance and internal circuitry is disabled by on-chip
power-on-reset circuitry. When VCC reaches 2.35V, the
PLL starts to lock to a local reference clock. The refer-
ence clock, TCLK, is provided by the system. The seri-
alizer locks within 2049 cycles of TCLK. Once locked,
the serializer is ready to send data.
Data Transmission Mode
After initialization, input data at IN0–IN9 are clocked
into the serializer by the TCLK input. Data strobes on
the rising edge of TCLK.
A start bit high and a stop bit low frame the 10-bit data
and function as the embedded clock edge in the serial
data stream. The serial rate is the TCLK frequency
times the data and appended bits. For example, if
TCLK is 40MHz, the serial rate is 40 x 12 (10 + 2 bits) =
480Mbps. Since only 10 bits are from input data, the
payload rate is 40 x 10 = 400Mbps.
High-Impedance State
The serializer output pins (OUT+ and OUT-) are held in
high impedance when VCC is first applied and while the
PLL is locking to the local reference clock. If the serial-
izer goes into high impedance, the deserializer loses
PLL lock and needs to reestablish phase lock before
data transfer can resume. This is done by transmitting
all zeroes for at least one frame.
Applications Information
Power-Supply Bypassing
Bypass VCC with high-frequency surface-mount ceram-
ic 0.1F and 0.001F capacitors in parallel as close to
the device as possible, with the smaller valued capaci-
tor closest to VCC.
Differential Traces and Termination
Use controlled-impedance media and terminate at both
ends of the transmission line in the media's characteris-
tic impedance. Termination with a single resistor at the
end of a point-to-point link typically provides acceptable
performance. The MAX9235 output levels are specified
for double-terminated point-to-point applications. With a
single 100
Ω termination, the output swing is larger.
Avoid the use of unbalanced cables such as ribbon or
simple coaxial cable. Balanced cables such as twisted
pair offer superior signal quality and tend to generate
less EMI due to canceling effects. Balanced cables
tend to pick up noise as common mode, which is
rejected by a differential receiver.
Eliminate reflections and ensure that noise couples as
common mode by running the differential traces close
together. Reduce skew by matching the electrical
length of the traces. Excessive skew can result in a
degradation of magnetic field cancellation.
The differential output signals should be routed close to
each other to cancel their external magnetic field.
Maintain a constant distance between the differential
traces to avoid discontinuities in differential impedance.
Avoid 90° turns and minimize the number of vias to fur-
ther prevent impedance discontinuities.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MAX9238EUM+ | IC DESERIALIZER 21BIT 48TSSOP |
| MAX9246GUM/V+ | IC DESERIALIZER 21BIT 48TSSOP |
| MAX9247ETM+T | IC SERIALIZER LVDS 48-TQFN |
| MAX9248ETM+T | IC DESERIALIZER LVDS 48-TQFN |
| MAX9249GCM/V+ | IC SERIALIZER GMSL LVDS 48TQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MAX9235ETE+ | 功能描述:串行器/解串器 - Serdes 21-Bit DC-Balanced LVDS Deserializer RoHS:否 制造商:Texas Instruments 類型:Deserializer 數(shù)據(jù)速率:1.485 Gbit/s 輸入類型:ECL/LVDS 輸出類型:LVCMOS 輸入端數(shù)量:1 輸出端數(shù)量:20 工作電源電壓:2.375 V to 2.625 V 工作溫度范圍:0 C to + 70 C 封裝 / 箱體:TQFP-64 |
| MAX9235ETE+T | 功能描述:串行器/解串器 - Serdes 21-Bit DC-Balanced LVDS Deserializer RoHS:否 制造商:Texas Instruments 類型:Deserializer 數(shù)據(jù)速率:1.485 Gbit/s 輸入類型:ECL/LVDS 輸出類型:LVCMOS 輸入端數(shù)量:1 輸出端數(shù)量:20 工作電源電壓:2.375 V to 2.625 V 工作溫度范圍:0 C to + 70 C 封裝 / 箱體:TQFP-64 |
| MAX9235EVKIT+ | 功能描述:界面開發(fā)工具 MAX9235/9206 Eval Kit RoHS:否 制造商:Bourns 產(chǎn)品:Evaluation Boards 類型:RS-485 工具用于評估:ADM3485E 接口類型:RS-485 工作電源電壓:3.3 V |
| MAX9236 | 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:Hot-Swappable, 21-Bit, DC-Balanced LVDS Deserializers |
| MAX9236EUM | 制造商:Maxim Integrated Products 功能描述:HOT-SWAPPABLE, 21-BIT, DC-BALANCED LVDS DESER - Rail/Tube |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。