- 您現在的位置：買賣IC網 > PDF目錄10729 > MAX902CSD+ (Maxim Integrated Products)IC COMPARATOR DUAL HS LP 14-SOIC PDF資料下載
參數資料
| 型號： | MAX902CSD+ |
| 廠商： | Maxim Integrated Products |
| 文件頁數： | 2/13頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC COMPARATOR DUAL HS LP 14-SOIC |
| 產品培訓模塊： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 標準包裝： | 50 |
| 類型： | 帶鎖銷 |
| 元件數： | 2 |
| 輸出類型： | TTL |
| 電壓 - 電源，單路/雙路(±)： | 5 V ~ 10 V，±2.5 V ~ 5 V |
| 電壓 - 輸入偏移（最小值）： | 4mV @ ±5V |
| 電流 - 輸入偏壓（最小值）： | 10µA @ ±5V |
| 電流 - 靜態(tài)（最大值）： | 8mA，6mA，3mA |
| CMRR, PSRR（標準）： | 82.5dB CMRR，80dB PSRR |
| 工作溫度： | 0°C ~ 70°C |
| 封裝/外殼： | 14-SOIC（0.154"，3.90mm 寬） |
| 安裝類型： | 表面貼裝 |
| 包裝： | 管件 |
| 產品目錄頁面： | 1385 (CN2011-ZH PDF) |
MAX900–MAX903
High-Speed, Low-Power Voltage Comparators
_______________________________________________________________________________________
9
Definitions of Terms
VOS
Input Offset Voltage: Voltage applied
between the two input terminals to obtain
TTL-logic threshold (+1.4V) at the
output.
tpd+ (D)
Latch Disable-to-Output High Delay:
The propagation delay measured from
the latch-signal crossing the TTL
threshold in a low-to-high transition to
the point of the output crossing TTL
threshold in a low-to-high transition.
VIN
Input Voltage Pulse Amplitude: Usually
set to 100mV for comparator
specifications.
tpd- (D)
Latch Disable-to-Output Low Delay:
The propagation delay measured from
the latch-signal crossing the TTL
threshold in a low-to-high transition to
the point of the output crossing TTL
threshold in a high-to-low transition.
VOD
Input Voltage Overdrive: Usually set to
5mV and in opposite polarity to VIN for
comparator specifications.
ts
Minimum Setup Time: The minimum
time before the negative transition of the
latch signal that an input signal change
must be present in order to be acquired
and held at the outputs.
tpd+
Input-to-Output High Delay: The
propagation delay measured from the
time the input signal crosses the input
offset voltage to the TTL-logic threshold
of an output low-to-high transition
th
Minimum Hold Time: The minimum time
after the negative transition of the latch
signal that an input signal must remain
unchanged in order to be acquired and
held at the output.
tpd-
Input-to-Output Low Delay: The
propagation delay measured from the
time the input signal crosses the input
offset voltage to the TTL-logic threshold
of an output high-to-low transition.
tpw (D)
Minimum Latch-Disable Pulse Width:
The minimum time that the latch signal
must remain high in order to acquire and
hold an input-signal change.
相關PDF資料 |
PDF描述 |
|---|---|
| ICS1893BKILF | PHYCEIVER LOW PWR 3.3V 56-VQFN |
| VE-25K-MY-B1 | CONVERTER MOD DC/DC 40V 50W |
| MAX912CPE+ | IC COMPARATOR LP 16-DIP |
| VE-2NF-IW | CONVERTER MOD DC/DC 72V 100W |
| VE-JND-MY-F4 | CONVERTER MOD DC/DC 85V 50W |
相關代理商/技術參數 |
參數描述 |
|---|---|
| MAX902CSD+ | 功能描述:校驗器 IC High-Speed Voltage Comparator RoHS:否 制造商:STMicroelectronics 產品: 比較器類型: 通道數量: 輸出類型:Push-Pull 電源電壓-最大:5.5 V 電源電壓-最小:1.1 V 補償電壓（最大值）:6 mV 電源電流（最大值）:1350 nA 響應時間: 最大工作溫度:+ 125 C 安裝風格:SMD/SMT 封裝 / 箱體:SC-70-5 封裝:Reel |
| MAX902CSD+T | 功能描述:校驗器 IC High-Speed Voltage Comparator RoHS:否 制造商:STMicroelectronics 產品: 比較器類型: 通道數量: 輸出類型:Push-Pull 電源電壓-最大:5.5 V 電源電壓-最小:1.1 V 補償電壓（最大值）:6 mV 電源電流（最大值）:1350 nA 響應時間: 最大工作溫度:+ 125 C 安裝風格:SMD/SMT 封裝 / 箱體:SC-70-5 封裝:Reel |
| MAX902CSD-T | 功能描述:校驗器 IC High-Speed Voltage Comparator RoHS:否 制造商:STMicroelectronics 產品: 比較器類型: 通道數量: 輸出類型:Push-Pull 電源電壓-最大:5.5 V 電源電壓-最小:1.1 V 補償電壓（最大值）:6 mV 電源電流（最大值）:1350 nA 響應時間: 最大工作溫度:+ 125 C 安裝風格:SMD/SMT 封裝 / 箱體:SC-70-5 封裝:Reel |
| MAX902EPD | 功能描述:校驗器 IC High-Speed Voltage Comparator RoHS:否 制造商:STMicroelectronics 產品: 比較器類型: 通道數量: 輸出類型:Push-Pull 電源電壓-最大:5.5 V 電源電壓-最小:1.1 V 補償電壓（最大值）:6 mV 電源電流（最大值）:1350 nA 響應時間: 最大工作溫度:+ 125 C 安裝風格:SMD/SMT 封裝 / 箱體:SC-70-5 封裝:Reel |
| MAX902EPD+ | 功能描述:校驗器 IC High-Speed Voltage Comparator RoHS:否 制造商:STMicroelectronics 產品: 比較器類型: 通道數量: 輸出類型:Push-Pull 電源電壓-最大:5.5 V 電源電壓-最小:1.1 V 補償電壓（最大值）:6 mV 電源電流（最大值）:1350 nA 響應時間: 最大工作溫度:+ 125 C 安裝風格:SMD/SMT 封裝 / 箱體:SC-70-5 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復。