![](http://datasheet.mmic.net.cn/370000/MAX817LEPA_datasheet_16717049/MAX817LEPA_7.png)
M
+5V Mic roproc essor S upervisory Circ uits
_______________________________________________________________________________________
7
______________________________________________________________Pin Desc ription
Ground. 0V reference for all signals.
3
3
Input Supply Voltage, +5V input.
2
2
Supply Output for CMOS RAM. When V
CC
rises above the reset threshold
or above V
BATT
, OUT is connected to V
CC
through an internal P-channel
MOSFET switch. When V
CC
falls below V
BATT
, BATT connects to OUT.
1
1
GND
3
V
CC
2
OUT
1
Power-Fail Comparator Output. When PFI is less than V
PFT
or when V
CC
is
below V
BATT
,
PFO
goes low; otherwise
PFO
remains high.
PFO
is also used to
enable the battery freshness seal (see Battery Freshness Seal and Power-Fail
Comparatorsections).
—
5
Chip-Enable Input. The input to the chip-enable gating circuit. Connect to
ground if unused.
4
—
Power-Fail Comparator Input. When V
PFI
is below V
PFT
or when V
CC
is below
V
BATT
,
PFO
goes low; otherwise,
PFO
remains high (see Power-Fail Comparator
section). Connect to ground if unused.
—
4
PFO
5
CE
IN
—
PFI
4
Backup-Battery Input. When V
CC
falls below V
BATT
, OUT switches from V
CC
to
BATT. When V
CC
rises above V
BATT
, OUT reconnects to V
CC
.
8
8
Active-Low Reset Output. Pulses low for 200ms when triggered and remains
low whenever V
CC
is below the reset threshold or when
MR
is a logic low. It
remains low for 200ms after V
CC
rises above the reset threshold, the watchdog
triggers a reset, or
MR
goes low to high.
7
7
BATT
8
RESET
7
Manual Reset Input. A logic low on
MR
asserts reset. Reset remains asserted
for as long as
MR
is held low and for 200ms after
MR
returns high. The active-
low input has an internal 63k
pull-up resistor. It can be driven from a TTL- or
CMOS-logic line or shorted to ground with a switch. Leave open, or connect to
V
CC
if unused.
—
—
Watchdog Input. If WDI remains either high or low for longer than the watch-
dog timeout period, the internal watchdog timer runs out and a reset is trig-
gered. If WDI is left unconnected or is connected to a high-impedance
three-state buffer, the watchdog feature is disabled. The internal watchdog
timer clears whenever reset is asserted, WDI is three-stated, or WDI sees a ris-
ing or falling edge. The WDI input is designed to be driven by a three-stated-
output device with a maximum high-impedance leakage current of 10μA and a
maximum output capacitance of 200pF. The output device must also be capa-
ble of sinking and sourcing 200μA when active.
6
6
Chip-Enable Output.
CE
OUT goes low only if
CE
IN is low while reset is not
asserted. If
CE
IN is low when reset is asserted,
CE
OUT will remain low for
15μs or until
CE
IN goes high, whichever occurs first.
CE
OUT is pulled up to
OUT in battery-backup mode.
CE
OUT is also used to enable the battery
freshness seal (see Battery Freshness Seal section).
5
—
MR
6
WDI
—
CE
OUT
—
FUNCTION
NAME
MAX817
MAX818
MAX819
PIN