參數(shù)資料
型號(hào)： MAX7000
廠商： Altera Corporation
英文描述： Programmable Logic Device Family
中文描述： 可編程邏輯器件系列
文件頁數(shù)： 40/62頁
文件大?。?/td> 1173K
代理商： MAX7000
40
Altera Corporation
MAX 7000 Programmable Logic Device Family Data Sheet
Notes to tables:
(1)
These values are specified under the recommended operating conditions shown in
Table 11
. See
Figure 13
for more
information on switching waveforms.
(2)
This minimum pulse width for preset and clear applies for both global clear and array controls. The
t
parameter
must be added to this minimum width if the clear or reset signal incorporates the
t
LAD
parameter into the signal
path.
(3)
This parameter is a guideline that is sample-tested only and is based on extensive device characterization. This
parameter applies for both global and array clocking.
(4)
These parameters are measured with a 16-bit loadable, enabled, up/ down counter programmed into each LAB.
(5)
The
f
values represent the highest frequency for pipelined data.
(6)
Operating conditions: V
= 3.3 V
±
10
%
for commercial and industrial use.
(7)
For EPM7064S-5, EPM7064S-6, EPM7128S-6, EPM7160S-6, EPM7160S-7, EPM7192S-7, and EPM7256S-7 devices,
these values are specified for a PIA fan-out of one LAB (16 macrocells). For each additional LAB fan-out in these
devices, add an additional 0.1 ns to the PIA timing value.
(8)
The
t
parameter must be added to the
t
LAD
, t
LAC
, t
IC
, t
EN
,
t
SEXP
,
t
ACL
, and
t
CPPW
parameters for macrocells
running in the low-power mode.
t
H
t
FSU
Register hold time
1.7
2.0
2.0
3.0
ns
Register setup time of fast
input
1.9
1.8
3.0
3.0
ns
t
FH
Register hold time of fast
input
0.6
0.7
0.5
0.5
ns
t
RD
t
COMB
t
IC
t
EN
t
GLOB
t
PRE
t
CLR
t
PIA
t
LPA
Register delay
1.2
1.6
1.0
2.0
ns
Combinatorial delay
0.9
1.0
1.0
2.0
ns
Array clock delay
2.7
3.3
3.0
5.0
ns
Register enable time
2.6
3.2
3.0
5.0
ns
Global control delay
1.6
1.9
1.0
1.0
ns
Register preset time
2.0
2.4
2.0
3.0
ns
Register clear time
2.0
2.4
2.0
3.0
ns
PIA delay
(7)
1.1
1.3
1.0
1.0
ns
Low-power adder
(8)
12.0
11.0
10.0
11.0
ns
Table 27. EPM7064S Internal Timing Parameters (Part 2 of 2)
Note (1)
Symbol
Parameter
Conditions
Speed Grade
Unit
-5
-6
-7
-10
Min
Max
Min
Max
Min
Max
Min
Max
相關(guān)PDF資料
PDF描述
MAX7000S Programmable Logic Device Family
MAX7030 RES 22.1-OHM 1% 0.1W 100PPM THICK-FILM SMD-0603 5K/REEL-7IN-PA
MAX7030-ATJ Low-Cost, 315MHz, 345MHz, and 433.92MHz ASK Transceiver with Fractional-N PLL
MAX7030HATJ Low-Cost, 315MHz, 345MHz, and 433.92MHz ASK Transceiver with Fractional-N PLL
MAX7030LATJ Low-Cost, 315MHz, 345MHz, and 433.92MHz ASK Transceiver with Fractional-N PLL
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MAX7000A 制造商:ALTERA 制造商全稱:Altera Corporation 功能描述:Programmable Logic Device
MAX-7000A 制造商:ALTERA 制造商全稱:Altera Corporation 功能描述:Programmable Logic Device
MAX7000AE 制造商:ALTERA 制造商全稱:Altera Corporation 功能描述:Programmable Logic Device
MAX7000B 制造商:ALTERA 制造商全稱:Altera Corporation 功能描述:Programmable Logic Device
MAX7000S 制造商:ALTERA 制造商全稱:Altera Corporation 功能描述:Programmable Logic Device Family
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*