參數(shù)資料
型號： MAX6893ETI
廠商： MAXIM INTEGRATED PRODUCTS INC
元件分類： 電源管理
英文描述： Pin-Selectable, Octal/Hex/Quad, Power-Supply Sequencers/Supervisors
中文描述： 6-CHANNEL POWER SUPPLY MANAGEMENT CKT, QCC28
封裝： 5 X 5 MM, 0.80 MM HEIGHT, TQFN-28
文件頁數(shù)： 15/19頁
文件大?。?/td> 298K
代理商： MAX6893ETI
M
Pin-Selectable, Octal/Hex/Quad, Power-Supply
Sequencers/Supervisors
______________________________________________________________________________________
15
Manual Reset (
MR
)
Many μP-based products require manual reset capabil-
ity to allow an operator or external logic circuitry to initi-
ate a reset. The manual reset input (
MR
) can connect
directly to a switch without an external pullup resistor or
debouncing network.
MR
is internally pulled up to DBP
through a 10μA current source and, therefore, can be
left unconnected if unused.
MR
is designed to reject fast falling transients (typically
100ns pulses) and it must be held low for a minimum of
1μs to assert
RESET
. After
MR
transitions from low to
high,
RESET
remains asserted for the duration of the
reset timeout period.
Margin Output Disable (
MARGIN
)
MARGIN
allows system-level testing while power sup-
plies exceed the normal ranges. Driving
MARGIN
low
forces PG_,
RESET
, and
WDO
to hold the last state
while system-level testing occurs. Leave
MARGIN
unconnected or connect to DBP if unused. An internal
10μA current source pulls
MARGIN
to DBP. The state of
each programmable output,
RESET
, and
WDO
does
not change while
MARGIN
= GND.
Enable Input
ENABLE
is an active-high, logic input. Driving
ENABLE
high pulls all PG_ low. Drive
ENABLE
high or leave
floating for normal operation.
ENABLE
is internally
pulled down to GND through a 10μA current sink.
Power-Good Outputs
The MAX6892 features eight power-good outputs, the
MAX6893 features six power-good outputs, and the
MAX6894 features four power-good outputs. Each out-
put (PG_) responds to its respective input (IN_). Each
PG_ is open drain. During power-up, the outputs pull
down to GND with an internal 10μA current sink for 1V
< V
CC
< V
UVLO
.
RESET
Output
The reset output is typically connected to the reset
input of a μP. A μP’s reset input starts or restarts the μP
in a known state. The MAX6892/MAX6893/MAX6894
supervisory circuits provide the reset logic to prevent
code-execution errors during power-up, power-down,
and brownout conditions.
RESET
changes from high to low whenever one or more
input voltage (IN1–IN8) monitors drop below their
respective reset threshold voltage or when
MR
is pulled
low for a minimum of 1μs. Once the affected input volt-
age monitor(s) exceeds its respective reset threshold
voltage(s),
RESET
remains low for the reset timeout
period, then deaaserts.
Applications Information
Selecting the Reset/Watchdog
Timeout Capacitor
The reset timeout period can be adjusted to accommo-
date a variety of μP applications. Adjust the reset time-
out period (t
RP
) by connecting a capacitor (C
SRT
)
between SRT and ground. Calculate the reset timeout
capacitor as follows:
C
SRT
= t
RP
/ (4.348 x 106)
with t
RP
in seconds and C
SRT
in Farads. Connect SRT
to V
CC
for a factory-programmed reset timeout of
200ms (typ).
The watchdog timeout period can be adjusted to
accommodate a variety of μP applications. With this
feature, the watchdog timeout can be optimized for
software execution. The programmer can determine
how often the watchdog timer should be serviced.
Adjust the watchdog timeout period (t
WD
) by connect-
ing a specific value capacitor (C
SWT
) between SWT
and GND. For normal mode operation, calculate the
watchdog timeout capacitor as follows:
C
SWT
= t
WD
/ (4.348 x 10
6
)
with t
WD
in seconds and C
SWT
in Farads. Connect SWT
to V
CC
for a factory-programmed watchdog timeout of
1.6s (normal mode) and 102.4s (initial mode).
C
SRT
and C
SWT
must be a low-leakage (<10nA) type
capacitor. Ceramic capacitors are recommended.
Layout and Bypassing
For better noise immunity, bypass each of the voltage
detector inputs to GND with 0.1μF capacitors installed
as close to the device as possible. Bypass V
CC
and
DBP to GND with 1μF capacitors installed as close to
the device as possible.
相關(guān)PDF資料
PDF描述
MAX6894 Pin-Selectable, Octal/Hex/Quad, Power-Supply Sequencers/Supervisors
MAX6894ETI Pin-Selectable, Octal/Hex/Quad, Power-Supply Sequencers/Supervisors
MAX6892ETJ Pin-Selectable, Octal/Hex/Quad, Power-Supply Sequencers/Supervisors
MAX6900ETT Hex Bus Drivers With 3-State Outputs 16-CFP -55 to 125
MAX6978 8-Port, 5.5V Constant-Current LED Driver with LED Fault Detection and Watchdog
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MAX6893ETI+ 制造商:Maxim from Components Direct 功能描述:MAXIM MAX6893ETI+ VOLTAGE SUPERVISORS - Rail/Tube 制造商:Maxim 功能描述:Maxim MAX6893ETI+ Voltage Supervisors
MAX6893ETI+T 制造商:Maxim Integrated Products 功能描述:POWER-SUPPLY SEQUENCERS 制造商:Maxim Integrated Products 功能描述:MAXIM NEW
MAX6893ETI-T 功能描述:監(jiān)控電路 RoHS:否 制造商:STMicroelectronics 監(jiān)測電壓數(shù): 監(jiān)測電壓: 欠電壓閾值: 過電壓閾值: 輸出類型:Active Low, Open Drain 人工復位:Resettable 監(jiān)視器:No Watchdog 電池備用開關(guān):No Backup 上電復位延遲（典型值）:10 s 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:UDFN-6 封裝:Reel
MAX6894ETI 功能描述:監(jiān)控電路 RoHS:否 制造商:STMicroelectronics 監(jiān)測電壓數(shù): 監(jiān)測電壓: 欠電壓閾值: 過電壓閾值: 輸出類型:Active Low, Open Drain 人工復位:Resettable 監(jiān)視器:No Watchdog 電池備用開關(guān):No Backup 上電復位延遲（典型值）:10 s 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:UDFN-6 封裝:Reel
MAX6894ETI+ 功能描述:監(jiān)控電路 Pin-Selectable Quad Power Supply Sequenc RoHS:否 制造商:STMicroelectronics 監(jiān)測電壓數(shù): 監(jiān)測電壓: 欠電壓閾值: 過電壓閾值: 輸出類型:Active Low, Open Drain 人工復位:Resettable 監(jiān)視器:No Watchdog 電池備用開關(guān):No Backup 上電復位延遲（典型值）:10 s 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:UDFN-6 封裝:Reel
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*